

### FEATURES

- Push-Button On/Off Control
- Automatic Low Loss Switchover Between DC Sources
- Wide Operating Voltage Range: 2.7V to 28V
- Low 25µA Shutdown Current
- Guaranteed Threshold Accuracy: ±1.5% of Monitored Voltage Over Temperature
- Adjustable Push-Button On/Off Timers
- Simple Interface Allows Graceful µP Shutdown
- Extendable House Keeping Wait Time Prior to Shutdown
- 200ms Reset Delay and 1.6s Watchdog Time Out
- ±8kV HBM ESD on PB Input
- 20 pin TSSOP and QFN (4mm × 4mm) Packages

### **APPLICATIONS**

- Desktop and Notebook Computers
- Portable Instrumentations
- Cell Phones, PDA and Handheld Computers
- Servers and Computer Peripherals
- Battery Backup Systems

# Push Button PowerPath<sup>TM</sup> Controller with Supervisor

### DESCRIPTION

The LTC<sup>®</sup>2952 is a power management device that features three main functions: push-button on/off control of system power, ideal diode power paths and system monitoring. The LTC2952's push-button input, which provides on/off control of system power, has independently adjustable ON and OFF debounce times. A simple microprocessor interface involving an interrupt signal allows for proper system housekeeping prior to power down.

The ideal diode power paths provide automatic low loss switchover between two DC sources by regulating two external P-channel MOSFETs to have a small 20mV forward drop.


High reliability systems may utilize the LTC2952's monitoring features to ensure system integrity. These features include: power-fail, voltage monitoring and  $\mu P$  watchdog.

The LTC2952 operates over a wide operating voltage range to accommodate a large variety of input power supplies. The part's combination of low 20mV external MOSFET regulation and very low standby current matches battery powered and power conscious application requirements.


T, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

# TYPICAL APPLICATION

Push-Button Controller with Automatic Switchover Between Adapter and Battery



#### Ideal Diode vs Schottky Diode Forward Voltage Drop




# ABSOLUTE MAXIMUM RATINGS

(Notes 1, 2)

Supply Voltages	
V1, V2, VS	–0.3V to 30V
Input Voltages	
<u>PB</u>	6V to MAX (V1, V2, VS) V
ONT, OFFT	0.3V to 3V
M1, M2, PFI, VM, WDE, KIL	
Output Voltages	
G1, G2, EN–0.	3V to MAX (V1, V2, VS) V

G1STAT, PFO, RST, INT	–0.3V to 7V
Input Currents PB	–1mA to 100uA
Operating Temperature Range	·
LTC2952C	
LTC29521	–40°C to 85°C
Storage Temperature Range	–65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

### PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V1 = V2 = VS = 2.7V to 28V unless otherwise noted. (Notes 2, 3)

SYMBOL PARAMETER CONDITIONS			MIN	ТҮР	MAX	UNITS	
V <sub>MAX</sub>	Operating Supply Voltage	V1, V2 or VS	•	2.7		28	V
I <sub>IN_OFF</sub>	Quiescent Supply Current Both Ideal Diodes Switched Off (M1 = Open, M2 = 0V)	$\begin{array}{l} V1=2.7V \mbox{ to } 28V, \mbox{ V2}=0V, \mbox{ VS}=0\mbox{ pen or}\\ V2=2.7V \mbox{ to } 28V, \mbox{ V1}=0V, \mbox{ VS}=0\mbox{ pen.}\\ \mbox{ Measured Current at V1 or V2.} \end{array}$	• 2		24	60	μA
		V1 = 2.7V to 28V, V2 = 3.5V, VS = Open. Measured Current at V1.	•		5	15	μA
		V1 = 2.7V to 28V, V2 = 3.5V, VS = Open. Measured Current at V2.	•		23	50	μA
I <sub>IN_ON</sub>	Quiescent Supply Current Both Ideal Diodes Switched On (M1 = 0V, M2 = 0V)	$ \begin{array}{l} V1 = VS = 2.7V \mbox{ to } 28V,  V2 = 0V \mbox{ or } \\ V2 = VS = 2.7V \mbox{ to } 28V,  V1 = 0V. \mbox{ Measured} \\ \mbox{ Combined Current at } V1 \mbox{ and } VS \mbox{ or } V2 \mbox{ and } VS. \end{array} $	•		65	170	μA
V2 <sub>PREF_TH</sub>	V2 Preferential Threshold Voltage (M1 = Open, M2 = 0V) (Note 4)	V1 = 28V, VS = Open.	•		3.3	3.8	V
I <sub>LEAK</sub>	V1, V2 and VS Inter Pin Leakage to the Highest Supply	V1 = 28V, V2 = VS = 0V; V1 = VS = 0V, V2 = 28V; V1 = V2 = 0V, VS = 28V				±3	μA
ldeal Diode Fu	nction						
V <sub>FR</sub>	Ideal Diode Power Path Forward Regulation Voltage	$(V1 \text{ or } V2) - VS, 2.7V \le (V1 \text{ or } V2) \le 28V$	•	10	20	35	mV
V <sub>RTO</sub>	Ideal Diode Power Path Fast Reverse Turn-Off Threshold Voltage	(V1 or V2) – VS, 2.7V $\leq$ (V1 or V2) $\leq$ 28V $\Delta I_G \leq$ -100 $\mu$ A/mV		-20	-35	-64	mV
I <sub>G(SRC)</sub>	Gate Turn-Off Current	G1 = G2 = V <sub>MAX</sub> - 1.5V		-2	-5	-10	μA
I <sub>G(SNK)</sub>	Gate Turn-On Current	V1 = V2 = 2.7V to 28V, VS = (V1 or V2) - 40mV, G1 = G2 = $V_{MAX}$ -1.5V.		2	5	10	μA
I <sub>G(FASTSRC)</sub>	Gate Fast Turn-Off Source Current	V1 = V2 = 2.7V  to  28V, VS = (V1  or  V2) + 0.1V, $G1 = G2 = V_{MAX} - 1.5V.$		-0.5	-2.5	-10	mA
I <sub>G(FASTSNK)</sub>	Gate Fast Turn-On Sink Current	V1 = V2 = 5V to 28V, VS = (V1 or V2) - 0.1V, G1 = G2 = $V_{MAX} - 1.5V$ .		0.3	0.7	2	mA
V <sub>G(ON)</sub>	Gate Clamp Voltage	$I_{GX}$ = 2µA, V <sub>X</sub> = 8V to 28V, VS = V <sub>X</sub> - 0.1V Measure V <sub>X</sub> - V <sub>GX</sub>	•	6	7	8	V
V <sub>G(OFF)</sub>	Gate Off Voltage	$I_{GX}$ = -2µA, $V_X$ = 2.7V to 28V, VS = $V_X$ + 0.1V Measure $V_{MAX}$ – $V_{GX}$	•		0.2	0.4	V
t <sub>G(ON)</sub>	Gate Turn-On Time	$V_{G(OFF)}$ to $V_{GS} \le -3V$ , $C_{GATE} = 1nF$ (Note 5), V1 = V2 = 12V		0.1	2.5	10	μs
t <sub>G(OFF)</sub>	Gate Turn-Off Time	$V_{G(ON)}$ to $V_{GS} \geq -1.5 V,$ $C_{GATE}$ = 1nF (Note 6), $V1$ = $V2$ = $12 V$		0.1	2.5	10	μs
Push-Button Pi	n (PB)						
V <sub>PB(VOC)</sub>	PB Open Circuit Voltage	$I_{\overline{PB}} = -1\mu A$		1	4	6	V
IPB	PB Input Current	$V_{\overline{PB}(VOC)} < V_{\overline{PB}} \le 28V$ $0V \le V_{\overline{PB}} < V_{\overline{PB}}(VOC)$		-1	-10	±1 –25	μA μA
V <sub>TH_PB</sub>	PB Input Threshold Voltage	PB Falling From High to Low	٠	0.65	0.77	0.8	V
	PB Input Hysteresis			10	25	150	mV

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V1 = V2 = VS = 2.7V TO 28V unless otherwise noted. (Notes 2, 3)

SYMBOL	L PARAMETER CONDITIONS			MIN	ТҮР	MAX	UNITS
Debounce Time	e Pins (ONT, OFFT)	•					
I <sub>ONT,OFFT</sub>	ONT/OFFT Pull-Up/Pull-Down Current When Timer is Active	V <sub>ONT</sub> , V <sub>OFFT</sub> = 0V (Pull-Up), V <sub>ONT</sub> , V <sub>OFFT</sub> = 1.5V (Pull-Down)		±1.6	±2.0	±2.4	μA
t <sub>DB,ON/OFF</sub>	Internal Default On-Time/Off-Time	$\begin{array}{l} t_{DB,ON}:  C_{ONT} = \mbox{ Open, Measured Time Between } \\ \overline{PB} \ \mbox{ Low } \rightarrow  EN \ \mbox{ High, } t_{DB,OFF}: \ \mbox{ Measured Time } \\ \mbox{ Between } \overline{PB} \ \mbox{ Low } \rightarrow \ \mbox{ INT High } \end{array}$	•	18	26	34	ms
t <sub>ont,offt</sub>	Additional Adjustable Turn-On/Turn- Off Time (Note 7)	C <sub>ONT</sub> = 1500pF, C <sub>OFFT</sub> = 1500pF	•	10	15	20	ms
Accurate Comp	arator Input Pins (VM, PFI, M1, M2, KILL)						
V <sub>TH_VM</sub>	VM Input Reset Threshold	Both Falling and Rising		0.492	0.500	0.508	V
V <sub>TH</sub>	PFI, M1, M2, KILL Input Threshold Voltage	Falling	•	0.492	0.500	0.508	V
V <sub>HYS</sub>	PFI, M1, M2, KILL Input Hysteresis		٠	5	15	25	mV
I <sub>IN_LKG</sub>	VM, PFI, M2, KILL Input Current	V = 0.5V	٠			±0.1	μA
I <sub>M1_SRC</sub>	M1 Input Pull-Up Current	M1 = 1V	٠	-1.5	-3	-5	μA
V <sub>M1(VOC)</sub>	M1 Voltage Open Circuit		٠	1	4	6	V
I <sub>M1_LKG</sub>	M1 Input Leak Current	M1 = 6V				±0.1	μA
Watch-Dog/Ext	end Pin (WDE)						
V <sub>WDE(H,TH)</sub>	Input High Threshold Voltage					1.5	V
V <sub>WDE(L,TH)</sub>	Input Low Threshold Voltage		٠	0.3			V
I <sub>WDE(IN,HL)</sub>	High Low Input Current (Note 8)					±25	μA
I <sub>WDE(IN,HZ)</sub>	High Z Input Current	V <sub>WDE</sub> = 0.7V, 1.1V	٠	±10			μA
Open Drain Ou	tput Pins (G1STAT, INT, RST, PFO)						
I <sub>OUT_LKG</sub>	Leakage Current	V <sub>PIN</sub> = 5V				±1	μA
V <sub>OL</sub>	Voltage Output Low	I <sub>PIN</sub> = 1mA	٠			0.4	V
High Voltage O	pen Drain Output Pin (EN)						
I <sub>EN(LKG)</sub>	EN Leakage Current	V <sub>EN</sub> = 28V, EN Sink Current Off				±1	μA
V <sub>EN(VOL)</sub>	EN Voltage Output Low	I <sub>EN</sub> = 3mA	٠			0.4	V
		V1 = 1.2V and/or V2 = 1.2V, I <sub>EN</sub> = 100µA			0.05	0.3	V
Voltage Monito	r/Watchdog Timing		•				
t <sub>RST</sub>	Reset Time-Out Period			140	200	260	ms
t <sub>WDE</sub>	Watch-Dog Time-Out Period			1.1	1.6	2.1	S
t <sub>WDE(PW MIN)</sub>	Minimum Period Between Consecutive Edges		•		5	10	μs
t <sub>VM(UV)</sub>	VM Undervoltage Detect to RST	VM Less Than $V_{TH_VM}$ by more than 1%			150		μs
t <sub>PFI</sub>	PFI Delay to PFO	PFI More or Less Than V <sub>PFI_TH</sub> by more than 150			μs		



### **ELECTRICAL CHARACTERISTICS** The • denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ . V1 = V2 = VS = 2.7V to 28V unless otherwise noted. (Notes 2, 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
µP Handshake T	iming						
t <sub>INT(MIN)</sub>	INT Minimum Pulse Width	Minimum Measured Time PB Rising to	•	10	50	250	μs
t <sub>KILL(PW)</sub>	KILL Minimum Pulse Width	Full Swing Pulse From 5V to 0V	٠		150	500	μs
t <sub>KILL,ON</sub> BLANK	KILL ON Blanking (Note 9)	KILL = 0V, Measured Time Between EN Rising → EN Falling	•	270	400	530	ms
t <sub>KILL, OFF WAIT</sub>	KILL Wait Time (Note 10)	$\overline{\text{KILL}}$ = 1 <u>V, C<sub>DFFT</sub> = OPEN</u> , Measured Time Between INT Falling $\rightarrow$ EN Falling	•	270	400	530	ms
t <sub>en, lockout</sub>	Enable Lockout Time (Note 11)	Measured Time Between EN Falling $\rightarrow$ EN Rising		270	400	530	ms

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The greatest of V1, V2 or VS is the internal supply voltage ( $V_{MAX}$ ). **Note 3:** All currents into pins are positive; all voltages are referenced to GND unless otherwise noted.

**Note 4:** V2<sub>PREF\_TH</sub> is the minimum voltage level at which V2 becomes the preferential source of quiescent current when both of the ideal diodes are off.

**Note 5:** VS is stepped from (V1 or V2) + 0.2V to (V1 or V2) – 0.2V to trigger the event. The gate voltages are initially  $V_{G(OFF)}$ .

**Note 6:** VS is stepped from  $V_X - 0.2V$  to  $V_X + 0.2V$  to trigger the event. Gate voltages are initially clamped at  $V_{G(ON)}$ .

**Note 7:** The Adjustable Turn-On and Turn-Off timer period is the adjustable debounce period following the Internal Default-On and Default-Off timer period respectively.

**Note 8:** The input current to the three-state WDE pin are the pull-up and the pull-down current when the pin is either set to 3.3V or GND respectively. In the Open state, the maximum pull-up or pull-down leakage current permissible is  $10\mu$ A.

**Note 9:** The Turn-On KILL Blanking Time is the waiting period immediately following the EN pin switching high; at the end of this period the input to the KILL needs to be high to indicate that the system has powered up properly, otherwise the EN pin is immediately switched low.

**Note 10:** The KILL Wait Time during the power down process is the wait period immediately following a valid turn-off command until the EN pin switches low.


**Note 11:** The Enable Lockout Time is the minimum wait time between the last falling edge and the next rising edge on the EN pin.




6


### TIMING DIAGRAMS

#### Ideal Diode Function – Gate Turn-On and Turn-Off Time




Push-Button Debounce Times, KILL Wait Time and Enable Lockout Time with KILL Above Threshold









### TIMING DIAGRAMS




WDE Minimum Pulse Width






## **TYPICAL PERFORMANCE CHARACTERISTICS**


Specifications are at  $T_A = 25^{\circ}C$  unless otherwise noted.










Total Turn-On/Turn-Off Time vs ONT/OFFT Capacitors Value









**PB** Current vs **PB** Voltage




KILL, PFI, M1 and M2 Falling Input Threshold Voltage vs Temperature



ONT/OFFT Pull-Up/Pull-Down Current vs Temperature




VM Input Reset Threshold Voltage vs Temperature





### **TYPICAL PERFORMANCE CHARACTERISTICS**

Specifications are at  $T_A = 25^{\circ}C$  unless otherwise noted.





### PIN FUNCTIONS (TSSOP/QFN)

**EN (Pin 14/Pin 11):** DC/DC Enable Output. This pin is a high voltage open drain pull-down used to control system power. EN pin goes high impedance after an initial turn-on command (via either the digital on or a valid push-button on – refer to the Applications Information section). EN pin pulls low at the end of a valid power-down sequence, or when KILL pin is driven low anytime after a valid power-up sequence.

**Exposed Pad (Pin 21, QFN Package):** The Exposed Pad may be left open or connected to device ground.

**G1 (Pin 19/Pin16):** Primary P-Channel MOSFET Gate Drive Output. When the primary ideal diode function is enabled and in regulation, the ideal diode controller drives this pin to maintain a forward voltage ( $V_{FR}$ ) of 20mV between the V1 and VS pins. When another power source is driving the VS pin, causing the voltage level at the VS pin to be greater than the voltage level at the V1 pin or when the primary ideal diode driver is disabled via the mode select input pins, this pin pulls up to the MAX(V1, VS) voltage, turning off the primary P-channel power switch. Leave this pin open when primary ideal diode function is not used.

**G1STAT (Pin 20/Pin 17):** Open-Drain Primary Ideal Diode Status Output. When the primary P-channel power switch is off, the G1STAT pin will go from an open state to a strong pull-down. This pin can be used to signal the state of the primary ideal diode power path to a microcontroller. Leave this pin open or tied to GND when unused.

**G2** (Pin 15/Pin 12): Secondary P-Channel MOSFET Gate Drive Output. When the secondary ideal diode function is enabled and in regulation, the ideal diode controller drives this pin to maintain a forward voltage ( $V_{FR}$ ) of 20mV between the V2 and VS pins. When another power source is driving the VS pin, causing the voltage level at the VS pin to be greater than the voltage level at the V2 pin or when the secondary ideal diode driver is disabled via the mode select input pins, this pin pulls up to the MAX(V2, VS) voltage, turning off the secondary P-channel power switch. Leave this pin open when secondary ideal diode function is not used. GND (Pin 12/Pin 9): Device Ground.

**INT** (Pin 13/Pin 10): Interrupt Output. This pin is an open drain pull-down pin used to signal the system that a power shutdown is imminent. The INT pin asserts low 26ms after the intial falling edge of the push button off event and during the power down sequence. Leave this pin open or tied to GND if interrupt signal is unused.

**KILL** (Pin 3/Pin 20): System Power Shutdown Input. Setting this pin low asserts the EN pin low. In modes where M1 is above threshold, setting this pin low also shuts off the ideal diodes. During system turn-on, input to this pin is ignored until 500ms ( $t_{KILL,ON BLANK}$ ) after the EN pin first becomes high impedance. This pin has an accurate 0.5V falling threshold and can be used as a voltage monitor input.

**M1 (Pin 2/Pin 19):** Mode Select Input 1. Input to an accurate comparator with 0.5V falling threshold and 15mV hysteresis. Has a  $3\mu$ A internal pull-up to an internal supply (4V). Together with M2 determines the ideal power path and on/off control behavior of the part. Refer to the Operation and Applications Information sections for configurations based on the voltage levels at M1 and M2.

**M2 (Pin 1/Pin 18):** Mode Select Input 2. High impedance input to an accurate comparator with 0.5V falling threshold and 15mV hysteresis. When M1 is low, M2 controls whether the primary (G1) ideal diode function is enabled. When M1 is high, M2 acts as a digital on/off control input: A rising edge on this pin is interpreted as a turn-on command and a falling edge is interpreted as a turn-off command. Refer to the Operation and Applications Information sections for configurations based on the voltage levels at M1 and M2.

**OFFT (Pin 11/Pin 8):** Off Timing Input. Attach 110pF of external capacitance ( $C_{OFFT}$ ) to GND for each additional millisecond of turn-off debounce time beyond the internally set 26ms. Leave open if additional debounce time is not needed.



### PIN FUNCTIONS (TSSOP/QFN)

**ONT (Pin 10/Pin 7):** On Timing Input. Attach 110pF of external capacitance ( $C_{ONT}$ ) to GND for each additional millisecond of turn-on debounce time beyond the internally set 26ms. Leave open if additional debounce time is not needed.

**PB** (Pin 7/Pin 4): Push-Button Input. Input to a comparator with 0.775V falling threshold and 25mV hysteresis. PB has a 10 $\mu$ A internal pull-up to an internal supply (4V). This pin provides on/off power supply control via the EN pin, which is typically connected to an external DC/DC converter. Setting the PB pin low for a time determined by the ONT timing capacitor toggles the EN pin high impedance. Letting this pin toggle high and then setting this pin low again for 26ms asserts INT low. After the INT pin asserts low, if the PB pin is still held low for a time determined by the OFFT timing capacitor, the process of turning off the system power begins. At the end of the turn-off process, the EN pin is set low. Leave this pin open if push button function is not used.

**PFI (Pin 5/Pin 2):** Power Fail Input. High impedance input to an accurate comparator with a 0.5V falling threshold and 15mV hysteresis. This pin controls the state of the PFO output pin. Tie to device GND if power fail monitoring function is not used.

**PFO** (Pin 9/Pin 6): Power Fail Output. This pin is an open drain pull-down which pulls low when the PFI input is below 0.5V. Leave this pin open or tied to GND if power fail monitoring function is not used.

**RST (Pin 8/Pin 5):** Reset Output. This pin is an open drain pull-down. Pulls low when VM input is below 0.5V and held low for 200ms after VM input is above 0.5V. Also pulls low for 200ms when the watchdog timer (1.6s) is allowed to time out. Leave this pin open or tied to GND if voltage monitoring function is not used.

**V1 (Pin 18/Pin 15):** Primary Input Supply Voltage: 2.7V to 28V. Supplies power to the internal circuitry and is the anode input of the primary ideal diode driver (the cathode input to the ideal diode drivers is the VS pin). A battery or other primary power source usually provides power to this input. Minimize the capacitance on this pin in applications

where the pin can be high impedance (disconnected or inherent high source impedance). Otherwise, an optional bypass capacitor to ground in the range of  $0.1\mu$ F to  $10\mu$ F can be used.

**V2 (Pin 16/Pin 13):** Secondary Input Supply Voltage: 2.7V to 28V. Supplies power to the internal circuitry and is the anode input of the secondary ideal diode driver (the cathode input to the ideal diode drivers is the VS pin). A secondary power source such as a wall adapter, usually provides power to this input. Minimize the capacitance on this pin in applications where the pin can be high impedance (disconnected or inherent high source impedance). Otherwise, an optional bypass capacitor to ground in the range of  $0.1\mu$ F to  $10\mu$ F can be used.


VM (Pin 4/Pin 1): Voltage Monitor Input. High impedance input to an accurate comparator with a 0.5V threshold. Together with the WDE pin controls the state of the RST output pin. Tie to device GND if voltage monitoring function is not used.

VS (Pin 17/Pin 14): Power Sense Input. This pin supplies power to the internal circuitry and is the cathode input to the ideal diode drivers (the anode inputs to the ideal diode drivers are the V1 and V2 pins). Bypass this pin to ground with one or more capacitors of at least 0.1µF.

WDE (Pin 6/Pin 3): Watchdog/Extend Input. A three-state input pin. A rising or falling edge must occur on this pin within a 1.6s watch-dog timeout period (while the RST output is high impedance), to prevent the  $\overline{RST}$  pin from going low. The watchdog function of this pin is disabled when both of the ideal diode drivers are disabled in certain power path configurations (refer to the Application Information section). During a shutdown process: a rising or falling edge on this WDE pin within the 500ms  $t_{KILL}$  OFF WAIT period extends the waiting period another 500ms before the EN line is set low. This extend process can be repeated indefinitely in order to provide as much time as possible for the microprocessor to do its housekeeping functions before a power shut-down. Leave open or drive in high-Z state with a three-state buffer to disable watchdog or extend function or both.



# **BLOCK DIAGRAM**





# OPERATION

The LTC2952 is designed to simplify applications requiring management of multiple power sources. The three main features of the part are: push-button control, ideal diode power paths and system monitoring. The block diagram on the previous page shows the part divided into its main functional blocks.

The push-button detect block is responsible for debouncing any push-button event on the PB pin. Note that the ON and OFF debounce times can be configured independently by using two separate capacitors on the ONT and OFFT pins respectively. A valid push-button on event will set the EN pin high impedance and a valid off event will drive the EN pin low.

In a typical application the EN pin is tied to the shutdown pin of a DC/DC converter. Therefore by toggling the EN pin, the push-button pin has a direct control over the enabling/ disabling of an external DC/DC converter. This control of system turn-on/off is done in a graceful manner which ensures proper system power up and power down.

The ideal diode drivers regulate two external P-channel MOSFETs to achieve low loss switchover between two DC sources. Each driver regulates the gate of the PFET such that the voltage drop across its source and drain is 20mV. When the load current is larger than the PFET ability to deliver such current with a 20mV drop across its source and drain, the voltage at the gate clamps at  $V_{G(ON)}$  and the PFET behaves like a fixed value resistor.

Besides providing ideal-diode power paths and control of system power turn-on/off, the LTC2952 also provides

system monitoring function via the VM, WDE, RST and PFI, PFO pins. The voltage monitoring (VM) and the watchdog (WDE) input pins determine the state of the RST output with 200ms reset time and 1.6s watchdog time. The PFI and PFO pins are the input and output of an accurate comparator that can be used as an early power fail monitor.

The  $\overline{\text{KILL}}$ , M1 and M2 pins are the inputs to accurate comparators with 0.5V threshold. The outputs of these comparators interact with the logic block to alter the idealdiode power paths and the push-button control behavior. Specifically, the  $\overline{\text{KILL}}$  input provides the system with a capability to turn off system power at any point during operation. The M1 and M2 pins are mode pins that configure the part to have different behaviors in the power path switchover of the two DC sources.

Figure 1 shows the four different typical configurations of the LTC2952. In Configuration A, both of the idealdiode power paths are always enabled which results in an automatic switchover between the two DC sources. Configuration C is similar to A except for the push-button input which now controls both the EN pin and the ideal diode power paths.

In Configurations B and D, M2 is used as a voltage monitor. In B, when the M2 input is above its threshold the primary ideal diode power path is disabled. In D, M2 needs to be above threshold before  $\overline{PB}$  has control over the EN pin and the ideal diode power paths. Furthermore in D, the rising and falling edges on M2 are interpreted as turn-on and turn-off commands respectively.



# LTC2952

# OPERATION




Figure 1. Four Different Typical Power Path Configurations



The LTC2952 is a versatile power management IC with pushbutton on/off control and system supervisory features. The power management function features ideal diode power path control that provides low loss switchover between two DC sources. This power path control behavior is configurable to satisfy various application requirements.

The LTC2952's push-button input has independently adjustable ON and OFF debounce times that control the toggling of a low-leakage open drain enable output and in some configurations, the ideal diode power path operation. A simple interface allows for digital on/off control and proper system housekeeping prior to power down.

The LTC2952 also features robust and accurate system supervisory functions that fit high reliability system applications. These supervisory functions include power-fail, voltage monitoring and watchdog reset functions which can be used to monitor power status and ensure system integrity.

### **The Ideal Diode Drivers**

In a typical application, each of the ideal diode drivers is connected to drive an external P-channel MOSFET as shown in the Block Diagram and Figure 2. When power is available at  $V_{IN}$  and the ideal diode driver is enabled, the ideal diode driver regulates the voltage at the GATE to maintain a 20mV difference between  $V_{IN}$  and VS. As the load current varies, the GATE voltage is controlled to maintain the 20mV difference.




Figure 2. Detailed Ideal Diode Driver Functional Block Diagram

If the load current exceeds the external PFET's ability to deliver the current with a 20mV  $V_{DS}$ , then the voltage at the GATE clamps and the PFET behaves as a fixed resistor causing the forward voltage to increase slightly as the load current increases. When the VS pin is externally pulled up above the voltage level at  $V_{IN}$ , the ideal diode driver shuts the external PFET off to prevent reverse conduction. Thus when both the primary and secondary ideal diode drivers are enabled, the two ideal diode drivers work together to bring VS to within 20mV of the higher of either V1 or V2.

The G1STAT pin indicates the status of the primary ideal diode driver. If the external PFET connected to the primary driver is providing power to VS, the G1STAT pin is in a high impedance state and when the PFET connected to the primary driver is shut-off, the G1STAT pin pulls low.

### **POWER PATH CONFIGURATIONS**

#### **Configuration A:**

### Push-Button Controller with Automatic Switchover Between WALL Adapter and Battery

In this particular configuration both of the M1 and M2 pins are connected to ground. These connections set up the LTC2952 to operate with both of the ideal diodes enabled all the time.

In this application, power from the VS node to the system is controlled through the EN pin connected to a shutdown




Figure 3. Power Path Configuration A



pin of a DC/DC converter. The  $\overline{PB}$  input achieves power path control by toggling this EN pin.


Note that in this application both of the ideal diodes are enabled all the time, therefore either Q1 or Q2 can be replaced by Schottky diodes as long as the voltage drop across the Schottky diodes and their reverse leakage currents are acceptable.

#### Configuration B: Push-Button Controller with Preferential WALL Adapter Operation and Automatic Switchover to Battery

In this configuration (Figure 4) the M1 pin is connected to ground and the M2 pin is used as a monitor on the Wall Adapter input to alter the behavior of the ideal diode drivers. When the Wall Adapter Voltage is below the trip threshold, both of the ideal diodes are enabled.

When the Wall Adapter Voltage is above the trip threshold, the primary ideal diode driver is disabled (shutting off Q1 and Q3) and the secondary ideal diode driver is enabled (turning on Q2). This means the load current will be supplied from the Wall Adapter (V2) regardless of the voltage level at the battery (V1).

If the wall Adapter Voltage trip threshold is set lower than the Battery input voltage level and the Wall Adapter input can go high impedance, the capacitance on V2 needs to be minimized. This is to ensure proper operation when the Wall Adapter goes high impedance and Q1, Q3 is instantly turned on.





Noting the possible current path through the PFET body diode, a back-to-back PFET configuration must be used for Q1, Q3 to make sure that no current will flow from the battery (V1) to the VS pin even if the Wall Adapter (V2) Voltage is less than the battery (V1) Voltage.

### Configuration C: Push-Button Control of Ideal Diode Drivers

In this configuration the M2 pin is tied to the M1 pin. Since the M1 pin has a  $3\mu$ A internal pull-up current, this current causes both M1 and M2 to pull high. This allows the  $\overline{PB}$  pin to have complete control of both the ideal diode drivers and the EN pin.

The first valid push-button input turns on both of the ideal diode drivers causing the VS pin to be driven to the higher of either the Wall Adapter or the Battery input – providing power to the system directly. Conversely, a valid push-button off input turns off the ideal diodes after the shutdown sequence involving an interrupt to the system.




Figure 5. Power Path Configuration C

#### Configuration D: Battery Backup with Push-Button Power Path Controller

In this configuration shown in Figure 6, the M1 pin is left floating allowing its own  $3\mu$ A internal pull-up to pull itself above threshold. With M1 high, the device operates such that rising and falling edges on the M2 pin are interpreted as digital on and off commands respectively.

In Figure 6, the M2 pin monitors the Wall Adapter Voltage. When power is first applied to the Wall Adapter so






Figure 6. Power Path Configuration D

that the voltage at the M2 pin rises above its rising trip threshold (0.515V), both of the ideal diode drivers and the DC/DC converter are enabled. Thus power is delivered to the system.


As soon as the Wall Adapter voltage falls below its trip threshold, a shutdown sequence is immediately started. At the end of the shutdown sequence, the ideal diode drivers and the DC/DC converter are disabled. Thus power is cut off from the load and the system is in shutdown.

Note that once power is delivered to the system, the  $\overline{PB}$  pin can be used to turn off the power. If  $\overline{PB}$  is used to turn off the power in this configuration, there are two methods to turn the power back on: a valid push-button on event at the  $\overline{PB}$  pin or a recycling of the Wall Adapter voltage (bringing the voltage level at the M2 pin down below and then back up above its threshold – a digital on command).

Also note that in this application, the voltage threshold of the Wall Adapter input (being monitored at the M2 pin) is usually set higher than the battery input voltage. Therefore, the only time when power is drawn from the battery (V1 pin) to the load is during the shutdown sequence when the voltage at the Wall adapter input (V2 pin) has collapsed below the battery input voltage level.

### **Reverse Battery Protection**

To protect the LTC2952 from a reverse battery connection, place a 1k resistor in series with the respective supply pin intended for battery connection (V1 and/or V2) and remove any capacitance on the protected pin. Figure 7 shows a configuration with a reverse battery protection on the V1 pin. This resistor will limit the amount of current that flows



Note however, this reverse battery protection resistor should not be too large in value since the V1 and V2 pins are also used as the anode sense pins of the ideal diode drivers. When the ideal diode driver is on, the VS pin supplies most of the quiescent current of the part ( $60\mu$ A typ) and the supply pin supplies the remaining quiescent current ( $20\mu$ A typ). Therefore, the recommended 1k $\Omega$  reverse battery protection resistor amounts to an additional 20mV (1k $\Omega \cdot 20\mu$ A) drop across the P-channel MOSFET.

In Figure 7, when the battery voltage is larger than the Wall Adapter voltage, the battery supplies the load current to the DC/DC converter. The ideal diode driver regulates G1 to maintain a fixed voltage drop from V1 to VS of 20mV (typ). Since there is a 20mV drop across the reverse battery protection resistor (R1) then the regulated voltage drop from the battery to the VS pin is 40mV (typ).




Figure 7. Reverse Battery Protection on V1

### **Push-Button Input and Circuitry**

The  $\overline{PB}$  pin is a high impedance input to an accurate comparator with a 10µA pull-up to an LDO regulated internal supply of 4V. The  $\overline{PB}$  input comparator has a 0.775V falling trip threshold with 25mV hysteresis. Protection circuitry allows the  $\overline{PB}$  pin to operate over wide range from –6V to 28V with an ESD HBM rating of ±8kV.

The push-button circuitry debounces the input into the PB pin that sets an internal ON/OFF signal. This signal initiates a turn ON/OFF power sequence.






Figure 8. Push-Button Debounce Timing Diagram

The timing diagram in Figure 8 shows the  $\overline{PB}$  pin being debounced and setting an internal ON/OFF signal. Note that a high at the internal ON/OFF signal indicates that the last event was a turn-on command and a low at the internal ON/OFF signal indicates that the last event was a turn-off command. Here specifically the turn-on commmand is a result of a push-button on event and the turn-off command is a result of a push-button off event.

Note that a complete push-button consists of a push event and a release event. The push event (falling edge) on and off debounce durations on the  $\overline{PB}$  pin can be increased beyond the fixed internal 26ms by placing a capacitor on the ONT and OFFT pins respectively. The following equations describe the additional debounce time that a push event at the  $\overline{PB}$  pin must satisfy before it is recognized as a valid push-button on or off.

 $t_{ONT} = C_{ONT} \bullet (9.3M\Omega)$ 

 $t_{OFFT} = C_{OFFT} \bullet (9.3 M\Omega)$ 

 $C_{ONT}$  and  $C_{OFFT}$  are the ONT and OFFT external programming capacitors respectively.

Note that during the push event of the push-button off, the INT pin is asserted low after the initial 26ms debounce duration. The INT pin asserts low when the PB pin is held low during the OFFT debounce duration and during the shutdown sequence. If the PB pin pulls high before the OFFT time ends, the INT pin immediately turns high impedance. On the other hand, if the PB pin is still held low at the end of the OFFT time, the INT pin continues to assert low throughout the ensuing shutdown sequence. On a release event (rising edge) of the push-button switch following a valid push event, the  $\overline{PB}$  pin must be continuously held above its rising threshold (0.8V) for a fixed 26ms internal debounce time.

In a typical application, the  $\overline{PB}$  pin is connected to a push-button switch. If the switch exhibits high leakage current (>10µA), connecting an external pull-up resistor to V1, V2 and/or VS (depending on the application) is recommended. Furthermore, if the push-button switch is physically located far from the LTC2952's  $\overline{PB}$  pin, signals may couple onto the high impedance  $\overline{PB}$  input. Placing a 0.1µF capacitor from the  $\overline{PB}$  pin to ground reduces the impact of signal coupling. Additionally, parasitic series inductance may cause undesirable ringing at the  $\overline{PB}$  pin. This can be minimized by placing a 5k $\Omega$  resistor in series and located next to the switch.

### Accurate <u>Com</u>parator Input Pins VM, PFI, <u>KILL</u>, M1 and M2

VM, PFI,  $\overline{\text{KILL}}$ , M1 and M2 are high impedance input pins to accurate comparators with a falling threshold of 0.500V.




Figure 9. Setting the Comparator Trip Point



Note the following differences between some of these pins: the VM pin comparator has no hysteresis while the other comparators have 15mV hysteresis and the M1 pin has a  $3\mu$ A pull-up current while the other input pins do not.

Figure 9 shows the configuration of a typical application when VM, PFI, KILL or M2 pin connects to a tap point on an external resistive divider between a positive voltage and ground.

Calculate the falling trip voltage from the resistor divider value using:

$$V_{\text{FALLING-TRIP}} = 0.5V \left(1 + \frac{\text{R1}}{\text{R2}}\right)$$

Table 1 shows suggested 1% resistor values for various applications.

Table 1. Suggested 1% Resistor Values for the AccurateComparators (-6.5% nominal threshold)

V <sub>SUPPLY</sub> (V)	V <sub>TRIP</sub> (V)	R1 (kΩ)	R2 (kΩ)
12	11.25	2150	100
10	9.4	1780	100
8	7.5	1400	100
7.5	7	1300	100
6	5.6	1020	100
5	4.725	845	100
3.3	3.055	511	100
3	2.82	464	100
2.5	2.325	365	100
1.8	1.685	237	100
1.5	1.410	182	100
1.2	1.120	124	100
1.0	0.933	86.6	100
0.9	0.840	68.1	100
0.8	0.750	49.9	100
0.7	0.655	30.9	100
0.6	0.561	12.1	100

In a typical application the M1 pin is usually either connected to ground or left floating. When left floating, the internal  $3\mu$ A pull-up drives the M1 pin high above its rising threshold (0.515V). Note that this  $3\mu$ A pull-up current can be used to pull up any or all of the other high impedance input pins. For example, connect the M2 pin to the M1 pin to pull both up above their rising thresholds as shown in Figure 5.

### The Voltage Monitor and Watchdog Function

The first voltage monitor input is PFI. As mentioned before, this pin is a high impedance input to an accurate comparator with 15mV hysteresis. When the voltage at PFI is higher than its rising threshold (0.515V), the PFO pin is high impedance. Conversely, when the voltage level at PFI is lower than its falling threshold (0.500V), the PFO pin strongly pulls down to GND.

The second voltage monitor input is VM. The VM pin together with the WDE pin (acting as a watchdog monitor pin) affects the state of the RST output pin. The VM pin is also a high impedance input to an accurate comparator. However, the VM comparator has no hysteresis and hence the same rising and falling threshold (0.500V).

When the voltage level at VM is less than 0.5V, the  $\overline{\text{RST}}$  pin strongly pulls down to GND. When the voltage level at VM first rises above 0.5V, the  $\overline{\text{RST}}$  output pin is held low for another 200ms (t<sub>RST</sub>) before turning high impedance.

After the  $\overline{\text{RST}}$  pin becomes high impedance, if the WDE input pin is not left in a high-Z state, the watchdog timer is started. The watchdog timer is reset every time there is an edge (high to low or low to high transition) on the WDE pin. The watchdog timer can expire due to any of the following conditions:

1. No valid edge on the WDE pin in a  $t_{WDE}$  (1.6s) time period after the  $\overline{RST}$  pin transitions from pulling low to high impedance.

2. No valid edge on the WDE pin in a  $t_{WDE}$  (1.6s) time period since the last valid edge on the WDE pin while the RST pin is high impedance.

As shown in the timing diagrams section, when the watchdog timer is allowed to expire while voltage at the VM pin is higher than 0.5V, the RST pin strongly pulls down to ground for  $t_{RST}$  (200ms) before again becoming high impedance for  $t_{WDE}$  (1.6s). This will continue unless there is an edge at the WDE pin, the voltage at VM goes below 0.5V, or the watchdog function is disabled (by leaving the WDE in a High-Z state).






Figure 10. Power-On and Power-Off Sequence with KILL Deasserting EN During KILL Off Wait Time

In certain power path configurations where both of the ideal diode drivers are disabled, the watchdog function of the WDE pin is also disabled. Examples of such configurations are configuration C (Figure 5) and configuration D (Figure 6) when both of the ideal diode can be turned off due to a valid push button off or a digital off command.

### Power-On/Power-Off Sequence

Figure 10 shows a normal power-on and power-off timing diagram. Note that in this timing diagram only the clean internal ON/OFF signal is shown. A transition at this internal ON/OFF signal can be caused by a valid debounced push-button ON/OFF or a digital ON/OFF through the mode input pins (M1/M2).

In this timing sequence, the KILL pin has been set low since power is first applied to the LTC2952. As soon as the internal ON/OFF signal transitions high ( $t_1$ ), the EN pin goes high impedance and an internal 500ms ( $t_{KILL}$ , ON BLANK) timer starts. During this 500ms KILL On Blanking period, the input to KILL pin is ignored and the EN pin remains in its high impedance state. This KILL On Blanking period is designed to give the system sufficient time to power up properly.

Once the  $\mu$ P/system powers on, it sets the KILL pin high (t<sub>2</sub>) indicating that proper power-up sequence is completed. Failure to set KILL pin high at the end of the 500ms KILL on blanking time (t<sub>3</sub>) will result in immediate system shut down (see Aborted Power-On Sequence segment). After the KILL On Blanking time expires, the system is now in normal operation with power turned on.

When the internal ON/OFF signal transitions low ( $t_4$ ), a shut down sequence is immediately started. From the start of the shutdown sequence the system power will turn off in 500ms ( $t_{\overline{\text{KILL}}, \text{ OFF WAIT}}$ ), unless an edge (a high-to-low or

low-to-high transition) at the WDE pin is detected within the 500ms period to extend the wait period for another 500ms.

This  $\overline{\text{KILL}}$  Off Wait time (500ms/cycle) is designed to allow the system to finish performing its housekeeping tasks before shutdown. Once the µP finishes performing its power-down operations, it can either let the 500ms  $\overline{\text{KILL}}$  Off Wait time expire on its own or set the  $\overline{\text{KILL}}$  pin low (t<sub>5</sub>) immediately terminating the  $\overline{\text{KILL}}$  Off Wait time. When the  $\overline{\text{KILL}}$  Off Wait time expires, the LTC2952 sets EN low, turning off the DC/DC converter connected to the EN pin.

When the DC/DC converter is turned off (EN goes low), it can take a significant amount of time for its output level to decay to ground. In order to guarantee that the  $\mu$ P has always powered down properly before it is re-started, another 500ms (Enable Lock Out time, t<sub>EN, LOCKOUT</sub>) timer is started to allow for the DC/DC converter output power level to power down completely to ground. During this Enable Lock Out time, the EN pin remains in its low state.

At the end of the 500ms Enable Lock Out time ( $t_6$ ), the LTC2952 goes into its reset state with the EN pin remains strongly pulling down.

### **Aborted Power-On Sequence**

The power-on sequence is aborted when the  $\mu$ P fails to set KILL pin high before the 500ms KILL On Blanking time expires as shown in the timing diagram in Figure 11. When the KILL On Blanking timer expires (t<sub>7</sub>), the KILL pin is still low indicating that the  $\mu$ P/system has failed to power on successfully. When the system failed to set KILL pin high within the specified 500ms time window, the LTC2952 pulls the EN pin low (thus turning off the DC/DC converter) and as a side effect resets the internal ON/OFF signal.




Figure 11. Aborted Power-On Sequence








Figure 12. KILL Initiated Shutdown

### KILL Power Turn-Off During Normal Operation

Once the system has powered on and is operating normally, the system can turn off power by setting  $\overline{\text{KILL}}$  low as shown in the timing diagram in Figure 12. At t<sub>9</sub>,  $\overline{\text{KILL}}$ is set low and this immediately causes the LTC2952 to pull EN low, turning off the DC/DC converter.

### Extended Power During Turn-Off

In the shutdown process, the availability of power can be extended by providing edges to the WDE pin during the KILL Off Wait time. The timing diagram in Figure 13 is similar to the power-on/power-off sequence timing diagram (Figure 10) except for the edges on the WDE pin during the shutdown process. At time  $t_{10}$ , the internal ON/OFF signal transitions low. When this happens, the DC/DC converter providing power to the system will be shut off in 500ms unless the WDE pin is toggled.

When the WDE pin transitions at  $t_{11}$ , the LTC2952 resets the 500ms KILL Off Wait timer. Before this second 500ms

wait time expires, the WDE pin transitions again (this time from high to low) at  $t_{12}$ , causing the 500ms timer to reset again. Finally, the third 500ms timer which starts at  $t_{12}$  expires without any further extension at  $t_{13}$  causing the EN pin to go low, shutting down the DC/DC converter.

### Setting Up Different Configurations

The various configurations discussed previously are summarized here in Table 2, including the ideal diode power paths state (ID1-primary, ID2-secondary). Note that an input above 0.515V (typical rising threshold) on the M1 and M2 pins is indicated with a 1 and an input below 0.500V (typical falling threshold) is represented by a 0. Also, an enabled ideal diode driver is indicated with a 1 and a disabled driver is indicated with a 0.

#### Table 2. Mode Table

Mode	e Description		M2	EN	ID1	ID2
0	Both Diodes Enabled	0	0	0	1	1
1	Both Diodes Enabled	0	0	1	1	1
2	Primary Diode Off, Secondary Diode On	0	1	0	0	1
3	Primary Diode Off, Secondary Diode On	0	1	1	0	1
4	Power Path Off, PB Overwrite	1	0	0	0	0
5	Transitional Power Path Off, PB Overwrite	1	0	1	1	1
6	Push-Button Power Path Off	1	1	0	0	0
7	Push-Button Power Path On	1	1	1	1	1




Figure 13. Power-On/Power-Off Sequence with Extended Shutdown/Housekeeping Wait Time



29521




Figure 14. Mode Transition Diagram

In addition to the mode table, the mode transition diagram in Figure 14 shows all possible interactions between the events on the pins ( $\overline{PB}$ , M1 and M2) and the different modes of the LTC2952 power path behavior. Using Table 2 and Figure 14, it is possible to configure the LTC2952 in many different ways beyond the four discussed in the Operation and Applications Information sections.

In modes 0 and 1, both of the ideal diode drivers are enabled all the time. A valid push-button toggles the mode between 0 and 1 (changing the state of the EN pin) without ever turning off of the ideal diodes. These modes are used in Configuration A and B (Figures 3 and 4).

In modes 2 and 3, only V2 provides power to the load connected at VS because the primary ideal diode driver is disabled and only the secondary ideal diode driver

is enabled. These modes are used in Configuration B (Figure 4).

In modes 4 and 5 both of the ideal diodes are disabled and the input to the PB pin is ignored. Note that mode 5 is a transitional mode. If there is no change at the M1 and M2 pin while in mode 5, the mode eventually transitions into mode 4 after a proper shutdown sequence.

A rising edge at M1 in mode 1 or a falling edge at M2 in mode 7 is recognized as a digital off command, which causes a transition to mode 5. When a digital off command is received, the EN pin is driven low and the ideal diodes are disabled after a proper shutdown sequence involving the interrupt alert to the  $\mu P$  (INT pin driven low) – refer to the earlier sections for details on the shutdown sequence.



Note that since the PB input is ignored in both mode 4 and 5, the only way to turn on the power path from these two modes is a transition from 0 to 1 at the M2 pin. A transition from 0 to 1 at the M2 pin in modes 4 or 5 is interpreted as a digital on command. This digital on command causes the mode to transition from mode 4 or 5 to mode 7. In mode 7, both of the ideal diodes are enabled and the EN pin goes high impedance. Modes 4, 5 and 7 are used in Configuration D (Figure 6).


Notice that in mode 7, both the M2 pin and the  $\overline{PB}$  pin have direct control over the EN pin. A transition from 1 to 0 at the M2 pin in mode 7 is recognized as a digital off command. This digital off command causes a transition to

mode 4 after a proper shutdown sequence. On the other hand, a valid push-button off mode 7 transitions the part to mode 6 after a proper shutdown sequence. In both mode 4 and mode 6 the EN pin is driven low. Modes 6 and 7 are used in Configuration C (Figure 5).

In mode 4 the ideal diode driver circuitry is disabled, the EN pin is driven low, and the PB input is ignored. On the other hand in mode 6, although both of the primary and secondary ideal diodes are disabled and the EN pin is set low, the PB input is not ignored. A valid push-button transitions the part from mode 6 to mode 7 turning on both the ideal diodes and setting the EN pin high impedance (turning on the DC/DC converter).

### TYPICAL APPLICATIONS







2952

### TYPICAL APPLICATIONS

Wall Adapter and Battery Automatic Load Switchover with Push-Button Control, Voltage Monitors and Watchdog




Uninterruptible Power Supply with Preferential Wall Adapter Operation and Automatic Load Switchover to Battery with Push-Button Control, Voltage Monitors and Watchdog






### TYPICAL APPLICATIONS




Direct Power Path Control with Push-Button Control, Voltage Monitors and Watchdog

Critical System with Primary Supply and Temporary Battery Backup with Push-Button Control, Voltage Monitors and Watchdog






### **PACKAGE DESCRIPTION**



F Package 20-Lead Plastic TSSOP (4.4mm) (Reference LTC DWG # 05-08-1650)




3. DRAWING NOT TO SCALE

\*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .152mm (.006") PER SIDE


\*\*DIMENSIONS DO NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED .254mm (.010") PER SIDE



### PACKAGE DESCRIPTION



 $\begin{array}{c} \text{UF Package} \\ \text{20-Lead Plastic QFN (4mm $\times$ 4mm)} \end{array}$ 



NOTE:


1. DRAWING IS PROPOSED TO BE MADE A JEDEC PACKAGE OUTLINE MO-220

- VARIATION (WGGD-1)-TO BE APPROVED
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
- MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE





### TYPICAL APPLICATION



Wall Adapter and Battery Automatic Load Switchover with Reverse Battery Protection

### **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS		
LTC1479	PowerPath Controller for Dual Battery Systems	Complete PowerPath Management for Two Batteries; DC Power Source, Charger and Backup		
LTC1726	Micropower Triple Supply Monitor for 2.5V/5V, 3.3V and ADJ	Adjustable RESET and Watchdog Time-Outs		
LTC2900	Programmable Quad Supply Monitor	Adjustable RESET, 10-Lead MSOP and DFN Packages		
LTC2901	Programmable Quad Supply Monitor	Adjustable RESET and Watchdog Timer, 16-Lead SSOP Package		
LTC2902	Programmable Quad Supply Monitor	Adjustable RESET and Tolerance, 16-Lead SSOP Package		
LTC2903	Precision Quad Supply Monitor	6-Lead SOT-23 Package		
LTC2904/ LTC2905	Three-State Programmable Precision Dual Supply Monitor	Adjustable Tolerance, 8-Lead SOT-23 and DFN Packages		
LTC2906/ LTC2907	Dual Supply Monitor with One Pin Selectable Threshold and One Adjustable Input	0.5V Adjustable Threshold and Three Supply Tolerances, 8-Lead SOT-23 and DFN Packages		
LTC2908	Precision Six Supply Monitors	0.5V Adjustable Threshold, RESET, 8-Lead SOT-23 and DFN Packages		
LTC2950/ LTTC2951	Push-Button On/Off Controller	μP Push-Button Controller Interface with Programmable Debounce On and Off Timing, 8-Lead SOT23 and DFN Packages		
LTC4411	SOT-23 Ideal Diode	2.6A Forward Current, 28mV Regulated Forward Voltage		
LTC4412HV	PowerPath Controller in ThinSOT	Efficient Diode-ORing, Automatic Switching, 3V to 36V		

PowerPath is a trademark of Linear Technology Corporation.

