TOSHIBA

TOSHIBA Original CMOS 32-Bit Microcontroller

TLCS-900/H2 Series

TMP94C241C

TOSHIBA CORPORATION

Semiconductor Company

Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions". Especially, take care below cautions.

CAUTION How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts = $(\overline{\text{NMI}}, \text{INTO})$, which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with IDLE or STOP mode (RUN is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

CMOS 32-bit Microcontroller TMP94C241CF

Outline and Device Characteristics

TMP94C241C is high-speed advanced 32-bit microcontroller developed for controlling equipment which processes mass data.

TMP94C241C is a microcontroller which has a high-performance CPU (900/H2 CPU) and various built-in I/Os. And TMP94C241C is enhanced memory interface functions. TMP94C241CF is housed in an 160-pin mini flat package.

Device characteristics are as follows:

- (1) CPU: 32-bit CPU (900/H2 CPU)
 - Compatible with TLCS-900, 900/L, 900/L1, 900/H's instruction code
 - 16 Mbytes of linear address space
 - General-purpose registers and register banks
 - Micro DMA: 8 channels (250 ns/4 bytes at 20 MHz)
- (2) Minimum instruction execution time: 50 ns (at 20 MHz)
- (3) Internal memory

Internal RAM: 2 Kbytes (can use for code section)

Internal ROM: None

- (4) External memory expansion
 - Expandable up to 16 Mbytes (shared program/data area)
 - Can simultaneously support 8-/16-bit width external data bus
- (5) Memory controller
 - Chip select output: 6 channels
- (6) DRAM controller: 2 channels

Direct interface (supported 8-/16-/32-bit external data bus)

(7) 8-bit timer: 4 channels

030619EBP1

The information contained herein is subject to change without notice.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
 TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general
can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer,
when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid
situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to
property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are

• The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.

The products described in this document are subject to the foreign exchange and foreign trade laws.
 TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law

- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

94C241C-1 2005-05-10

- (8) 16-bit timer: 4 channels
- (9) Serial interface: 2 channels
- (10) 10-bit AD converter: 8 channels (with sample hold circuit)
- (11) 8-bit DA converter: 2 channels (with CMOS-AMP)
- (12) Watchdog timer
- (13) Interrupt controller

18 internal interrupts

10 external interrupts

- (14) I/O port: 64 pins
- (15) Package: 160-pin QFP (P-QFP160-2828-0.65A)




Figure 1.1 TMP94C241C Block Diagram

2. Pin Assignment and Functions

2.1 Pin Assignment (Top view)




Figure 2.1 Pin Assignment

2.2 Pin Names and Functions

The names of input/output pins and their functions are described below.

Table 2.2.1 Pin Names and Functions (1/6)

Pin name	Number of pins	I/O	Functions
P00 to P07	8	I/O	Port 0: I/O port
D0 to D7	(TTL)	I/O	Data: 0 to 7 for data bus
			TMP94C241C is external ROM type, these pins are initialized to this function.
			When TMP94C241C doesn't access external memories, these pins are put in the high-impedance state.
P10 to P17	8	I/O	Port 1: I/O port
D8 to D15	(TTL)	I/O	Data: 8 to 15 for data bus
			If TMP94C241C is external ROM type and is start with 16- or 32-bit data bus, these pins are initialized to this function.
			When TMP94C241C doesn't access external memories, these pins are put in the high-impedance state.
P20 to P27	8	I/O	Port 2: I/O port
D16 to D23	(TTL)	I/O	Data: 16 to 23 for data bus
			If TMP94C241C is external ROM type and is start with 32-bit data bus, these pins are initialized to this function.
			When TMP94C241C doesn't access external memories, these pins are put in the high-impedance state.
P30 to P37	8	I/O	Port 3: I/O port
D24 to D31	(TTL)	I/O	Data: 24 to 31 for data bus
			If TMP94C241C is external ROM type and is start with 32-bit data bus, these pins are initialized to this function.
			When TMP94C241C doesn't access external memories, these pins are put in the high-impedance state.
P40 to P47	8	I/O	Port 4: I/O port
A0 to A7		Output	Address: 0 to 7 for address bus
			TMP94C241C is external ROM type, these pins are initialized to this function.
			When TMP94C241C doesn't access external memories, these pins don't change.
P50 to P57	8	I/O	Port 5: I/O port
A8 to A15		Output	Address: 8 to 15 for address bus
			TMP94C241C is external ROM type, these pins are initialized to this function.
			When TMP94C241C doesn't access external memories, these pins don't change.
P60 to P67	8	I/O	Port 6: I/O port
A16 to A23		Output	Address: 16 to 23 for address bus
			TMP94C241C is external ROM type, these pins are initialized to this function.
			When TMP94C241C doesn't access external memories, these pins don't change.
P70	1	Output	Port 70: Output port (output "high" when initialized)
RD		Output	Read: Strobe signal for reading external memory
			When TMP94C241C doesn't access external memory, doesn't output strobe.
			TMP94C241C is external ROM type, these pins are initialized to this function.
P71	1	Output	Port 71: Output port (output "high" when initialized)
WRLL		Output	Write LL: Strobe signal for writing data on pins D0 to D7
			When TMP94C241C doesn't access external memory, doesn't output strobe.

Table 2.2.2 Pin Names and Functions (2/6)

Pin name	Number of pins	I/O	Functions
P72 WRLH	1	Output Output	Port 72: Output port (output "high" when initialized) Write LH: Strobe signal for writing data on pins D8 to D15 When TMP94C241C doesn't access external memory, doesn't output strobe.
P73 WRHL	1	Output Output	Port 73: Output port (output "high" when initialized) Write HL: Strobe signal for writing data on pins D16 to D23 When TMP94C241C doesn't access external memory, doesn't output strobe.
P74 WRHH	1	Output Output	Port 74: Output port (output "high" when initialized) Write HH: Strobe signal for writing data on pins D24 to D31 When TMP94C241C doesn't access external memory, doesn't output strobe.
P75 BUSRQ	1	I/O Input	Port 75: I/O port Bus request: Signal used to request high impedance for memory interface signals. If these signals are used as port, there are not change. The memory interface signals are follows: A0 to A23, D0 to D31, /RD, /WRLL, /WRLH, /WRHL, /WRHH, The output signals of memory controller.
P76 BUSAK	1	Output Output	Port 76: Output port (output "high" when initialized) Bus acknowledge: Signal indicating that request of /BUSRQ signal is accepted.
P80 CS0	1	Output Output	Port 80: Output port (output "high" when initialized) Chip select 0: Outputs "low" if address is within specified address area.
P81 CS1 RAS0	1	Output Output Output	Port 81: Output port (output "high" when initialized) Chip select 1: Outputs "low" if address is within specified address area. Row address strobe 0: Outputs /RAS strobe for DRAM if address is within specified address area.
P82 CS2	1	Output Output	Port 82: Output port (output "high" when initialized) Chip select 2: Outputs "low" if address is within specified address area.
P83 CS3 RAS1	1	Output Output Output	Port 83: Output port (output "high" when initialized) Chip select 3: Outputs "low" if address is within specified address area. Row address strobe 1: Outputs /RAS strobe for DRAM if address is within specified address area
P84 CS4	1	Output Output	Port 84: Output port (output "high" when initialized) Chip select 4: Outputs "low" if address is within specified address area.
P85 CS5	1	Output Output	Port 85: Output port (output "high" when initialized) Chip select 5: Outputs "low" if address is within specified address area.
P86 WAIT	1	I/O Input	Port 86: I/O port Wait: Signal used to request CPU bus wait

Table 2.2.3 Pin Names and Functions (3/6)

Pin name	Number of pins	I/O	Functions
PA0 CAS0 LCAS0	1	28	Port A0: Output port (output "high" when initialized) Column address strobe 0: Outputs /CAS strobe for DRAM if address is within specified address area. Lower column address strobe 0: Outputs lower /CAS strobe for DRAM if address is within specified address area.
PA1 UCASO	1	Output Output	Port A1: Output port (output "high" when initialized) Upper Column address strobe 0: Outputs upper /CAS strobe for DRAM if address is within specified address area.
PA2 OE0	1	Output Output	Port A2: Output port (output "high" when initialized) Output enable 0: Outputs read enable signal for DRAM.
PA3 OE1	1	Output Output	Port A3: Output port (output "high" when initialized) Output enable 1: Outputs read enable signal for DRAM.
PA4 WE0	1	Output Output	Port A4: Output port (output "high" when initialized) Write enable 0: Outputs write enable signal for DRAM.
PB0 CAS1 LCAS1 LLCAS1	1	Output	Port B0: Output port (output "high" when initialized) Column address strobe 1: Outputs /CAS strobe for DRAM if address is within specified address area. Lower column address strobe 1: Outputs lower /CAS strobe for DRAM if address is within specified address area. Lower lower column address strobe 1: Outputs lower lower /CAS strobe for DRAM if address is within specified address area.
PB1 UCAS1 LUCAS1	1	Output Output Output	Port B1: Output port (output "high" when initialized) Upper Column address strobe 1: Outputs upper /CAS strobe for DRAM if address is within specified address area. Lower upper column address strobe 1: Outputs lower upper /CAS strobe for DRAM if address is within specified address area.
PB2 HLCAS1	1	Output Output	Port B2: Output port (output "high" when initialized) Heighten lower column address strobe 1: Outputs heighten lower /CAS strobe for DRAM if address is within specified address area.
PB3 HUCAS1	1	Output Output	Port B3: Output port (output "high" when initialized) Heighten upper column address strobe 1: Outputs heighten upper /CAS strobe for DRAM if address is within specified address area.
PB4 WE1	1	Output Output	Port B4: Output port (output "high" when initialized) Write enable 1: Outputs write enable signal for DRAM.

Table 2.2.4 Pin Names and Functions (4/6)

Pin name	Number of pins	I/O	Functions
PC0 TO1 TO7	1	I/O Output Output	Port C0: I/O port Timer output 1: 8-bit timer 0 or 1 output Timer output 7: 16-bit timer 7 output
PC1 TO3 TOB	1	I/O Output Output	Port C1: I/O port Timer output 3: 8-bit timer 2 or 3 output Timer output B: 16-bit timer B output
PD0 TO4	1	I/O Output	Port D0: I/O port Timer output 4: 16-bit timer 4 output
PD1 TI4 INT4	1	I/O Input Input	Port D1: I/O port Timer input 4: 16-bit timer 4 input Interrupt request pin 4: Interrupt request pin with programmable rising / falling edge
PD2 TI5 INT5	1	I/O Input Input	Port D2: I/O port Timer input 5: 16-bit timer 4 input Interrupt request pin 5: Interrupt request pin with rising edge
PD4 TO6	1	I/O Output	Port D4: I/O port Timer output 6: 16-bit timer 6 output
PD5 TI6 INT6	1	I/O Input Input	Port D5: I/O port Timer input 6: 16-bit timer 6 input Interrupt request pin 6: Interrupt request pin with programmable rising / falling edge
PD6 TI7 INT7	1	I/O Input Input	Port D6: I/O port Timer input 7: 16-bit timer 6 input Interrupt request pin 7: Interrupt request pin with rising edge
PE0 TO8	1	I/O Output	Port E0: I/O port Timer output 8: 16-bit timer 8 output
PE1 TI8 INT8	1	I/O Input Input	Port E1: I/O port Timer input 8: 16-bit timer 8 input Interrupt request pin 8: Interrupt request pin with programmable rising / falling edge
PE2 TI9 INT9	1	I/O Input Input	Port E2: I/O port Timer input 9: 16-bit timer 8 input Interrupt request pin 9: Interrupt request pin with rising edge
PE4 TOA	1	I/O Output	Port E4: I/O port Timer output A: 16-bit timer A output
PE5 TIA INTA	1	I/O Input Input	Port E5: I/O port Timer input A: 16-bit timer A input Interrupt request pin A: Interrupt request pin with programmable rising/falling edge
PE6 TIB INTB	1	I/O Input Input	Port E6: I/O port Timer input B: 16-bit timer A input Interrupt request pin B: Interrupt request pin with rising edge

Table 2.2.5 Pin Names and Functions (5/6)

Pin name	Number of pins	I/O	Functions
PF0 TXD0	1	I/O Output	Port F0: I/O port Serial send data 0 (open drain output is available)
PF1 RXD0	1	I/O Input	Port F1: I/O port Serial receive data 0
PF2 CTS0 SCLK0	1	I/O Input I/O	Port F2: I/O port Serial data receive enable 0 Serial clock I/O 0
PF4 TXD1	1	I/O Output	Port F4: I/O port Serial send data 1 (open drain output is available)
PF5 RXD1	1	I/O Input	Port F5: I/O port Serial receive data 1
PF6 CTS1 SCLK1	1	I/O Input I/O	Port F6: I/O port Serial data receive enable 1 Serial clock I/O 1
PG0 to PG7 AN0 to AN7	8	Input Input	Port G: Input port Analog input: Input to 10-bit AD converter
DAOUT0	1	Output	DA output 0: Output from 8-bit DA converter 0
DAOUT1	1	Output	DA output 1: Output form 8-bit DA converter 1
PH0 TC0	1	I/O Output	Port H0: I/O port Terminal count 0: Outputs "high" strobe when counter value of micro-DMA channel 0 is "0".
PH1 TC1	1	I/O Output	Port H1: I/O port Terminal count 1: Outputs "high" strobe when counter value of micro-DMA channel 1 is "0".
PH2 TC2	1	I/O Output	Port H2: I/O port Terminal count 2: Outputs "high" strobe when counter value of micro-DMA channel 2 is "0".
PH3 TC3	1	I/O Output	Port H3: I/O port Terminal count 3: Outputs "high" strobe when counter value of micro-DMA channel 3 is "0".
PH4 INT0	1	I/O Input	Port H4: I/O port (schmitt input) Interrupt request pin 0: Interrupt request pin with programmable level/rising edge. (schmitt input)
PZ0 to PZ7	8	I/O	Port Z: I/O port
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with falling edge. Can also be operated at rising edge by program. (schmitt input)
WDTOUT	1	Output	Watchdog timer output pin

Table 2.2.6 Pin Names and Functions (6/6)

Pin name	Number of pins	I/O	Functions
AM0, 1	2	Input	Address mode: Selects external Data Bus width. AM1 = "low" AM0 = "low": Start with 8-bit external Data Bus AM1 = "low" AM0 = "high": Start with 16-bit external Data Bus AM1 = "high" AM0 = "low": Start with 32-bit external Data Bus AM1 = "high" AM0 = "high": Don't use this setting
TESTO, 1	2	Input	Test: Input "low" when using
CLK	1	Output	Clock output: Outputs system clock
X1/X2	2	I/O	Oscillator connecting pin
RESET	1	Input	Reset: Initializes LSI (with pull-up resistor) (schmitt input)
VREFH	1	Input	Pin for reference voltage input to AD converter ("high" level)
VREFL	1	Input	Pin for reference voltage input to AD converter ("low" level)
DAREFH	1	Input	Pin for reference voltage input to DA converter ("high" level)
DAREFL	1	Input	Pin for reference voltage input to DA converter ("low" level)
ADVCC	1		Power supply pin for 10-bit AD converter
ADVSS	1		GND pin for 10-bit AD converter (0V)
DAVCC	1		Power supply pin for 8-bit DA converter
DAVSS	1		GND pin for 8-bit DA converter (0V)
CLVCC	1	V. ::	Power supply pin for clock doubler
CLVSS	1		GND pin for clock doubler
DVCC	8		Power supply pin (+ 5V) (Connect all DVCC pins to +5V.)
DVSS	8		GND pin (0V) (Connect all DVSS pins to GND(0V).)

3. Operation

The following is a block-by-block description of the functions and basic operation of TMP94C241C.

3.1 CPU

TMP94C241C contains an advanced, high-speed 32-bit CPU (900/H2 CPU).

3.1.1 CPU Outline

 $900/\mathrm{H2}$ CPU is high-speed and high-performance CPU based on $900/\mathrm{H}$ CPU. $900/\mathrm{H2}$ CPU has expanded 32-bit internal and external data bus to process instructions more quickly.

Outline of 900/H2 CPU are as follows:

	900/H2 CPU
Width of CPU Address Bus	24-bit
Width of CPU Data Bus	32-bit
Internal Operating Frequency	20 MHz
Minimum Bus Cycle	1-clock access (50ns @ 20 MHz)
Bus Sizing Function	8/16/32-bit
Internal RAM	32-bit 1-clock access
Internal I/O	8/16/32-bit 2-clock access
External Device	8/16/32-bit 2-clock access (can insert some waits)
Minimum Instruction Execution Cycle	1-clock
Conditional Jump	2-clock
Instruction Queue Buffer	12-byte
Instruction Set	No MIN instruction No LDX instruction
CPU mode	No MIN (minimum) mode
Micro DMA	8-channel

3.1.2 Reset Operation

When resetting the TMP94C241C microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then set the $\overline{\text{RESET}}$ input to low level at least for 10 system clocks (2 μ s at 10 MHz).

When the reset is accept, the CPU:

 Set the program counter (PC) to the reset vector stored at addresses FFFF00H to FFFF02H.

PC (7:0) ← Value at address FFFF00H PC (15:8) ← Value at address FFFF01H PC (23:16) ← Value at address FFFF02H

- Sets the stack pointer (XSP) to 00000000H
- Sets bits IFF2 to IFF0 of the status register (SR) to 111 (this sets the interrupt level mask register to level 7).
- Clears bits RFP1 to 0 of the status register (SR) to 00 (this sets the register banks to 0).

After reset is released, the CPU begins execution from the instruction at the location specified in the PC. Other than the changes described above, reset does not alter any internal CPU registers.

When reset is accepted, processing of the internal I/O, port, and other pins are as follows:

- Initializes the internal I/O registers as table of "Special Function Register" in section 5.
- Set ports pins to general-purpose input port mode.
- Set the WDTOUT pin to "Low". (However, when reset is released, sets to "High".)

When external reset is released, built-in clock doubler begins operation and after the stable time (2¹⁴ external clock cycles: 1.6 ms at 10 MHz) elapse of the circuit, internal reset is released.

The operation of memory controller and DRAM controller cannot be insured until power supply becomes stable after power-on reset. The external RAM data provided before turning on the TMP94C241C may be spoiled because the control signals are unstable until power supply becomes stable after power on reset.

3.1.3 Data bus size after reset release

The start data bus size is determined depending on the state of a AM1/AM0 pins just after reset release. Then, the external memory is accessed as follows.

AM1	AM0	Start mode
"0"	"0"	8 bit data bus (1wait)
"0"	"1"	16 bit data bus (1wait)
"1"	"0"	32 bit data bus (1wait)
"1"	″1″	Don't use this setting


For the details, refer to section 3.6 "Memory Controller".

3.1.4 Setting of TEST0, TEST1

Connect TEST0, TEST1 pin to "GND" to use.

3.2 Memory Map

Figure 3.2.1 is a memory map of the TMP94C241C.



Note 1: Emulator control area is for emulator, it is mapped F00000H to F10000H address. Don't use this area. On emulator $\overline{\text{WR}}$ signal and $\overline{\text{RD}}$ signal are asserted, when this area is accessed. Be careful to use external memory.

Note 2: Don't use the last 16-byte area (FFFFF0H to FFFFFFH). This area is reserved.

Figure 3.2.1 Memory Map

3.3 Interrupts

TLCS-900/H2 interrupts are controlled by the CPU interrupt mask flip-flops <IFF2:0> and the internal interrupt controller. Interrupts can come from a total of 38 sources:

- Interrupts from CPU itself: two (Software interrupt and illegal instructions)
- Interrupts from external pins (NMI, INT0, INT4 to INTB): 10
- Interrupts from internal I/O: 18
- Interrupts from micro DMA: 8

Individual interrupt vector numbers (fixed) are allocated to each interrupt source. Six levels of priority (variable) can be allocated to maskable interrupts. The priority of non-maskable interrupts is fixed at "7" (the highest priority).

When an interrupt is generated, the interrupt controller sends the priority value of that interrupt to the CPU. If more than one interrupt is generated simultaneously, the interrupt with the highest priority (7 non-maskable interrupts is the highest) is sent to the CPU.

The CPU compares the priority value with the value of the CPU interrupt mask register <IFF2:0>, and accepts the interrupt if the priority is higher or equal to the value in the CPU interrupt mask register. The value of the interrupt mask register <IFF2:0> can be modified using the EI instruction (EI num sets <IFF2:0> to num). For example, executing "EI 3" enables acceptance of non-maskable interrupts and maskable interrupts with a priority of 3 or higher set in the interrupt controller.

The DI instruction (sets <IFF2:0> to "7") is operationally the same as specifying "EI 7". As maskable interrupts have priorities in the range of 0 to 6, the DI instruction disables acceptance of maskable interrupts. The EI instruction is valid immediately after its execution.

In addition to the general-purpose interrupt processing mode described above, there is also a micro DMA processing mode. The micro DMA is a mode used by the CPU to automatically transfer 1 byte, 2 bytes, and 4 bytes. It enables the CPU to transfer to the internal or external memories and the built-in I/O at high speed.

Furthermore, TMP94C241C has a software start function to request by software except that micro DMA is requested by interrupt sources.

Figure 3.3.1 is a flowchart showing overall interrupt processing.




Figure 3.3.1 Interrupt Processing Flowchart

3.3.1 General-purpose Interrupt Processing

When accepting an interrupt the CPU operates as follows, which is the same as it is in TLCS-900/L and TLCS-900/H.

- (1) The CPU reads the interrupt vector from the interrupt controller. When more than one interrupt with the same level is generated simultaneously, the interrupt vectors in accordance with the default priority (which is fixed as follows: the smaller the vector value, the higher the priority), then clears the interrupt request.
- (2) The CPU pushes the program counter (PC) and the status register (SR) to the system stack area (Area indicated by the XSP).
- (3) The CPU sets a value in the CPU interrupt mask register <IFF2:0> that is higher by 1 than the value of the accepted interrupt level. However, if the value is 7, 7 is set without an increment.
- (4) The CPU sets the interrupt nesting counter (INTNEST) to +1.
- (5) The CPU jumps to address FFFF00H + interrupt vector, then starts the interrupt processing routine.

All the above processing is completed in 10 states (Internal operation with 500 ns at 20 MHz) in the most approximate processing (The external memory is 32-bit data bus 0 wait, the stack area is the built-in RAM and the stack pointer value is an integer multiple of 4).

To return to the main routine after completion of the interrupt processing, the RETI instruction is usually used. Executing this instruction restores the contents of the program counter and the status registers, and decrements the interrupt nesting counter (INTNEST).

Though acceptance of non-maskable interrupts cannot be disabled by program, acceptance of maskable interrupts can. A priority can be set for each source of maskable interrupts. The CPU accepts an interrupt request with a priority higher than the value in the CPU mask register <IFF2:0>. The CPU mask register <IFF2:0> is set to a value higher by 1 than the priority of the accepted interrupt. Thus, if an interrupt with a level higher than the interrupt being processed is generated, the CPU accepts the interrupt with the higher level, causing interrupt processing to nest.

If an interrupt generated while the CPU is performing processes (1) to (5) for an earlier interrupt, the new interrupt is sampled immediately after the start instruction of the interrupt processing routine is executed. Setting DI as the start instruction disables maskable interrupt nesting.

Resetting initializes the CPU mask register <IFF2:0> to 7; therefore, maskable interrupts are disabled.

The addresses FFFF00H to FFFFFFH (256 bytes) of TMP94C241C are assigned for interrupt vector area. The interrupt vector area is depended on the derivative products.

Table 3.3.1 TMP94C241C Interrupt Table

Default priority	Type	Interrupt source	Vector	Address refer to vector	DMA start vector
1		"SWI 0" instruction or RESET	0000H	FFFF00H	<u>—</u>)
2		"SWI 1" instruction or default vector	0004H	FFFF04H	_
3		"SWI 2" instruction or "INT-UNDEF"	0008H	FFFF08H	·
4		"SWI 3" instruction	000CH	FFFF0CH	1.000
5	Non-	"SWI 4" instruction	0010H	FFFF10H	() () () () () () () () () ()
6	maskable	"SWI 5" instruction	0014H	FFFF14H	_
7		"SWI 6" instruction	0018H	FFFF18H	
8		"SWI 7" instruction	001CH	FFFF1CH	J -1
9		NMI Pin	0020H	FFFF20H	_
10		INTWD: Watch-dog timer	0024H	FFFF24H	:
_		(Micro-DMA)	_	-	-
11		INTO Pin	0028H	FFFF28H	0AH(Note
12		INT4 Pin	002CH	FFFF2CH	OBH
13		INT5 Pin	0030H	FFFF30H	0CH
14		INT6 Pin	0034H	FFFF34H	0DH
15		INT7 Pin	0038H	FFFF38H	0EH
_		(Reserved)	003CH	FFFF3CH	_
16	ľ	INT8 Pin	0040H	FFFF40H	10H
17		INT9 Pin	0044H	FFFF44H	11H
18		INTA Pin	0048H	FFFF48H	12H
19		INTB Pin	004CH	FFFF4CH	13H
20		INTT0: 8-bit timer (Timer 0)	0050H	FFFF50H	14H
21	1	INTT1: 8-bit timer (Timer 1)	0054H	FFFF54H	15H
22		INTT2: 8-bit timer (Timer 2)	0058H	FFFF58H	16H
23		INTT3: 8-bit timer (Timer 3)	005CH	FFFF5CH	17H
24		INTTR4: 16-bit timer (Treg 4)	0060H	FFFF60H	18H
25		INTTR5: 16-bit timer (Treg 5)	0064H	FFFF64H	19H
26		INTTR6: 16-bit timer (Treg 6)	0068H	FFFF68H	1AH
27	18	INTTR7: 16-bit timer (Treg 7)	006CH	FFFF6CH	1BH
28	Maskable	INTTR8: 16-bit timer (Treg 8)	0070H	FFFF70H	1CH
29		INTTR9: 16-bit timer (Treg 9)	0074H	FFFF74H	1DH
30		INTTRA: 16-bit timer (Treg A)	0078H	FFFF78H	1EH
31		INTTRB: 16-bit timer (Treg B)	007CH	FFFF7CH	1FH
32		INTRX0: Serial receive 0	0080H	FFFF80H	20H (Note:
33		INTTX0: Serial send 0	0084H	FFFF84H	21H
34		INTRX1: Serial receive 1	0088H	FFFF88H	22H (Note:
35		INTTX1: Serial send 1	008CH	FFFF8CH	23H
36		INTAD: AD conversion completion	0090H	FFFF90H	24H
37		INTTC0: micro-DMA completion Ch.0	0094H	FFFF94H	25H
38		INTTC1: micro-DMA completion Ch.1	0098H	FFFF98H	26H
39		INTTC2: micro-DMA completion Ch.2	009CH	FFFF9CH	27H
40		INTTC3: micro-DMA completion Ch.3	00A0H	FFFFA0H	28H
41		INTTC4: micro-DMA completion Ch.4	00A4H	FFFFA4H	29H
42		INTTC5: micro-DMA completion Ch.5	00A8H	FFFFA8H	2AH
43		INTTC6: micro-DMA completion Ch.6	00ACH	FFFFACH	2BH
44 .		INTTC7: micro-DMA completion Ch.7	00B0H	FFFFBOH	2CH
		(Reserved)	00B4H	FFFFB4H	-
		(Reserved)	00FCH	: FFFFFCH	<u> </u>

Note 1: When starting-up micro DMA, set at Edge detect mode.

Note 2: Micro DMA processing cannot be applied.

3.3.2 Micro DMA

TMP94C241C supports the micro DMA function. For interrupt requests set for micro DMA, micro DMA processing is performed at the highest priority for maskable interrupts, regardless of the set interrupt level.

Since the micro DMA has eight channels, it can transfer continuously by the burst specification which is described later.

(1) Micro DMA operation

When an interrupt request occurs for an interrupt specified by the micro DMA start vector register, micro DMA sends data to the CPU with the highest priority for maskable interrupts, regardless of the interrupt level set for the interrupt. If IFF = 7, micro DMA request is not accept.

The micro DMA function has eight channels. This allows micro DMA to be set for up to eight interrupts at the same time.

When micro DMA is accepted, the interrupt request F/F for the micro DMA channel is cleared, data are transferred (1 byte, 2 bytes, and 4 bytes) once from the transfer source address to the transfer destination address (the addresses are set in the control register), and the transfer counter is decremented. If the decremented result is 0, the CPU informs a micro DMA transfer end to the interrupt controller. The interrupt controller generates a micro DMA transfer end interrupt (INTTCn). The CPU clears the micro DMA start vector register (DMAnV) 0, disables the next micro DMA startup, and terminates the micro DMA processing. If the decremented result is other than 0, micro DMA processing is terminated without the burst specification which is described later. In this case, the transfer end interrupt (INTTCN) is not generated.

When the interrupt source is used only to start micro DMA, the interrupt level must be set to "0".

When the interrupt request generates until the interrupt sources are set to the micro DMA start vector, the CPU performs the general-purpose interrupt processing at the interrupt level of 1 to 6.

When simultaneously using the same interrupt resource for both the micro DMA and general-purpose interrupts as described above, set the level of the interrupt source used to start micro DMA lower than the levels of all other interrupt sources.

Like other maskable interrupts, the priority of the micro DMA transfer end interrupt is determined by the interrupt level and default priority.

If multiple-channel micro DMA requests occur at the same time, the priority is determined by the channel numbers, not the interrupt levels. The lower the channel number, the higher the priority. (CH0 (High) to CH2 (Low).)

The transfer source and transfer destination addresses are set in 32-bit control registers. However, as only 24-bit addresses are output, the address space available to micro DMA is 16 Mbytes.

Three transfer modes are supported: 1-byte transfer, 2-byte transfer and 4-byte transfer. For each transfer mode, it is possible to specify whether to increment, decrement, or fix source and destination addresses after transfer.

These modes facilitate data transfer from I/O to memory, from memory to I/O, and from I/O to I/O. For transfer mode details, see "Transfer Mode Register Details" later in this manual.

As a 16-bit transfer counter is used, micro DMA can perform a maximum of 65536 transfers (initializing the counter to 0000H specifies the maximum number of transfers) and the software start (Total 35 interrupt sources) can be used to start micro DMA processing.

Figure 3.3.2 shows the micro DMA cycle for transfer destination address INC mode (the same apart from counter mode). (Condition: 0 waits built-in RAM in the transfer address area.)




Figure 3.3.2 Micro DMA Cycle Timing

States 1, 2: Instruction fetch cycle (Prefetches the next instruction code)

State 3: Micro DMA read cycle

State 4: Micro DMA write cycle

State 5: (The same as in state 1, 2)

(2) Software Start Function

In addition to starting the micro DMA function by interrupts, TMP94C241C includes a micro DMA software start function that starts micro DMA on the generation of the write cycle to the DMAR register.

Writing "1" to each bit of DMAR register causes micro DMA once. At the end of transfer, the bits of the DMAR register which support the end channel are automatically cleared to "0".


Writing again to the DMAB register triggers another software start, provided the micro DMA trance counter is set to other than "0".

When the burst is specified by DMAB register, data is continuously transferred until the value in the micro DMA transfer counter is "0" after startup of the micro DMA.


SYMBOL	NAME	ADDRESS	7		6	-	5	-	4		3		2		1		0	
			DMA Request															
DAMAR	DMA	109h	DREQ7	-	DREQ6	1	DREQ5	i	DREQ4		DREQ3		DREQ2	-	DREQ1		DREQ0	
DMAR	Request	Request	uest							R	M	/						
	1	(no RMW)	0	1	0	1	0	1	0	-	0	-	0	1	0	-	0	

(3) Transfer control register

The transfer source address and the transfer destination address are set by the following registers. These registers set data using "LDC cr,r" instruction.



(4) DMA mode register details



DMAM [4:0]	Operation	Execution time
000zz	Destination INC mode (DMADn +) ← (DMASn) DMACn ← DMACn − 1 if DMACn = 0 then INT.	5 States
001zz	Destination DEC mode (DMADn −) ← (DMASn) DMACn ← DMACn − 1 if DMACn = 0 then INT.	5 States
010zz	Source INC mode (DMADn) ← (DMASn+) DMACn ← DMACn − 1 if DMACn = 0 then INT.	5 States
011zz	Source DEC mode (DMADn) ← (DMASn –) DMACn ← DMACn – 1 if DMACn = 0 then INT.	5 States
100zz	Destination and Source INC mode (DMADn+) ← (DMASn+) DMACn ← DMACn − 1 if DMACn = 0 then INT.	6 States
101zz	Destination and Source DEC mode (DMADn −) ← (DMASn −) DMACn ← DMACn − 1 if DMACn = 0 then INT.	6 States
110zz	Destination and Source fixed mode (DMADn) ← (DMASn) DMACn ← DMACn – 1 if DMACn = 0 then INT.	5 States
11100	Counter mode DMASn ← DMASn + 1 DMACn ← DMACn − 1 if DMACn = 0 then INT.	5 States

ZZ: 00 = 1 byte transfer 01 = 2 byte transfer 10 = 4 byte transfer 11 = (reserved)

Note: The execution time is measured at 1 state = 50 ns (operation @ internal 20 MHz).

3.3.3 Interrupt Controller Operation

Figure 3.3.3 is a block diagram of the interrupt circuit. The left-hand side of the diagram shows the interrupt controller circuit. The right-hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each interrupt channel (36 channels in total), an interrupt request flag (flip-flop), an interrupt priority setting register, and a micro DMA start vector register. The interrupt request flag latches interrupt request from the peripherals. The flag is cleared to zero in the following cases: when reset occurs, when the CPU reads the channel vector of an interrupt it has received, when the CPU receives a micro DMA request (when micro DMA is set), when the micro DMA burst transfer is terminated, and when an instruction that clears the interrupt for that channel is executed (by writing "0" to the clear bit in the interrupt priority setting register).

The interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g., INTE0AD, INTE12). Six interrupt priorities from 1 to 6 are provided. Setting "0" (or "7") disables the interrupt request. The priority of non-maskable interrupts (NMI pin, watchdog timer) is fixed at 7. If interrupt requests with the same level are generated at the same time, the default priority (the interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request to accept first.

Reading the 3rd bit and the 7th bit in the interrupt priority setting register sees the state of the interrupt request flag and whether there are the interrupt request of each channel.

The interrupt controller sends the interrupt request with the highest priority among the simultaneous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2:0> in the status register by the interrupt request signal with the priority value set; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 in the CPU SR <IFF2:0>. Interrupt request where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine.

When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR <IFF2:0>.

The interrupt controller also has eight registers used to store the micro DMA start vector. Writing the start vector of the interrupt source for the micro DMA processing (see Table 3.3.1), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter register (e.g., DMAS and DMAD) prior to the micro DMA processing.





Figure 3.3.3 Block Diagram of Interrupt Controller

(1) Interrupt priority setting register

Symbol	Name	Address	7	6	5	4	3	2	1	0			
				INT	AD			INTO					
	INTO & INTAD	F0h	IADC IADM2 IADM1 IADM0				10C	10M2	IOM1	IOM0			
INTE0AD	Enable	FUN	R R/W				R		R/W				
			0	0	0	0	0	0	0	0			
				IN	T5			- 11	NT4				
INTE45	INT4 & INT5	E0h	15C	15M2	15M1	15M0	I4C	14M2	14M1	14M0			
INTEAS	Enable	LOIT	R		R/W		R		R/W				
			0	0	0	0	0	0	0	0			
				IN	T7			II.	NT6				
INTE67	INT6 & INT7	E1h	I7C	17M2	17M1	17M0	16C	16M2	16M1	16M0			
INTEO	Enable	Lin	R		R/W		R		R/W				
			0	0	0	0	0	0	0	0			
			ó	IN	Т9				NT8				
INITEOO	INT8 & INT9	Eab	19C	19M2	19M1	19M0	I8C	18M2	18M1	18M0			
INTE89	Enable	E2h	R		R/W		R		R/W				
			0	0	0	0	0	0	0	0			
				IN	ITB			- 1	ATA				
	INTA & INTB	F21	IBC	IBM2	IBM1	IBM0	IAC	IAM2	IAM1	IAM0			
INTEAB	Enable	E3h	В		R/W		R		R/W				
			0	0	0	0	0	0	. 0	. 0			
	INTTO & INTT1 Enable			INTT1 (Timer1)		INTT0(Timer0)						
		E4h	IT1C	IT1M2	IT1M1	IT1M0	ITOC ITOM2 ITOM1 ITOM0						
INTET01			R		R/W		R		R/W				
			0	0	0	0	0	0	0	0			
				INTT3 ((Timer3)		INTT2 (Timer2)						
	INTT2 & INTT3		IT3C	1	IT3M1	: IT3M0	IT2C	IT2M2		IT2M0			
INTET23	Enable	E5h	R		R/W		R		R/W	1			
			0	0	. 0	. 0	0	0	. 0	. 0			
				INTTR5	(TREG5)	•	INTTR4 (TREG4)						
	INTTR4 & INTTR5	577.000	IT5C		IT5M1	IT5M0	IT4C		IT4M1	IT4M0			
INTET45	Enable	E6h	R		R/W		R		R/W				
	1	1	0	0	. 0	0	0	0	. 0	: 0			
				INTTR7	(TREG7)	•	INTTR6 (TREG6)						
	INTTR6 & INTTR7		IT7C		IT7M1	IT7M0	IT6C		IT6M1	: IT6M0			
INTET67	Enable	E7h	R		R/W	•	R		R/W	-			
		1	0	0	0	0	0	0	0	. 0			
					(TREG9)				8 (TREG8)				
	INTTR8 & INTTR9		IT9C	IT9M2	IT9M1	IT9M0	IT8C	IT8M2		IT8M0			
INTET89	Enable	E8h	R	1151012	R/W	, 1151010	R	1101112	R/W	: 1101010			
	Lindbic		0	0	. 0	0	0	0	. 0	. 0			
****		1	"		(TREGB)	: 0	<u> </u>	_	A (TREGA)	-:			
	INTTRA & INTTRB		ITBC	ITBM2	: ITBM1	ITBM0	ITAC	ITAM2		ITAMO			
INTETAB	Enable	E9h	R	TIDIVIZ	R/W	: ITBIVIO	R	ITAIVIZ	R/W	: ITAIVI			
	Lilable			1		: ^		-		: ^			
			0	0	0	0	0	0	0	. 0			

Symbol	Name	Address	7	6	5	4	3	2	1	0			
				INT	TX0		INTRX0						
	INTRX0 & INTTX0	l [ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0			
INTES0	Enable	EAh	R		R/W		R	R/W					
			0	0	0	0	0	0	0	0			
				INT	TX1			INT	RX1				
INITEGA	INTRX1 & INTTX1	EBh	ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0			
INTES1 Er	Enable	EBN	R		R/W		R		R/W				
			0	0	0	0	0	0	0	0			
				INT	TC1			INT	TC0				
INTETC01	INTTC0 & INTTC1	ECh	ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITC0M1	ITC0M0			
	Enable		R		R/W		R		R/W				
			0	0	0	0	0	0	0	0			
		EDh		INT	TC3			INT	TC2				
	INTTC2 & INTTC3		ITC3C	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	ITC2M1	ITC2M0			
INTETC23	Enable		R		R/W		R		R/W				
			0	0	0	0	0	0	0	0			
				INT	TC5		INTTC4						
INTETC45	INTTC4 & INTTC5	EEh	ITC5C	ITC5M2	ITC5M1	ITC5M0	ITC4C	ITC4M2	ITC4M1	ITC4M0			
INTETC45	Enable		R		R/W		R		R/W				
			0	0	0	0	0	0	0	0			
				INT	TC7		INTTC6						
INTETC67	INTTC6 & INTTC7	EFh	ITC7C	ITC7M2	ITC7M1	ITC7M0	ITC6C	ITC6M2	ITC6M1	ITC6M0			
INTETCO	Enable		R		R/W		R		R/W				
			0	0	0	0	0	0	0	0			
				N	MI			INT	WD				
NTNMWDT	NMI & INTWD	F7h	ITCNM	_			ITCWD	_					
IN I INIVIAN DI	Enable	r/n	R				R						
			0		-		0	_	_	_			



lxxM2	lxxM1	lxxM0	Function (Write)	
0	0	0	Prohibits interrupt request.	
0	0	1	Sets interrupt request level to "1"	
0	1	0	Sets interrupt request level to "2"	
0	1	1	Sets interrupt request level to "3"	
1	0	0	Sets interrupt request level to "4"	
1	0	1	Sets interrupt request level to "5"	
1	1	0	Sets interrupt request level to "6"	
1	1	1	Prohibit interrupt request.	

Note: Changing of the interrupt priority setting register should be carried out after execution of DI instruction.

(2) External interrupt control

Symbol	Name	Address	7	6	5	4	3	2	1	0
			_	-	-	-		-	IOLE	NMIREE
									R	w
	Interrupt		-	-	-	-	-	-	0	0
IIMC lote: INT0 leve	Input Mode Control	F6h (no RMW)							0: INT0 edge mode 1: INT0 level mode	1: Operate even at NM rise edge
0	Rising edge detect I	NT								- 1
1	"H"level INT									
NMI risin	g edge Enable			===						1
0	INT request generat	tion at falling edg	je							
	INT request general									

Note 1: Disable INT0 request before changing INT0 pin mode from level-sense to edge-sense. Setting example:

DI

LD (IIMC), xxxxxx0xB ; Switches from level to edge. LD (INTCLR), 0AH ; Clears interrupt request flag.

ΕI

Note 2: See electrical characteristics in section 4 for external interrupt input pulse width.

Interrupt	Pin name		Mode	Setting method						
part control		7_	Falling edge	IIMC <nmiree> = 0</nmiree>						
NMI	(7	Falling and rising edges	IIMC <nmiree> = 1</nmiree>						
INT0	PH4		Rising edge	IIMC < I0LE > = 0, PHFC < PH4F > = 1						
INTO	PH4	▽ *⊂	Level	IIMC <i0le> = 1, PHFC<ph4f> = 1</ph4f></i0le>						
INT4	DD1		Rising edge	T4MOD < CAP45M1:0 > = 0, 0 or 0, 1 or 1, 1						
11114	PD1	7	Falling edge	T4MOD < CAP45M1:0 > = 1, 0						
INT5	PD2		Rising edge	-						
INITC	PD5		Rising edge	T6MOD < CAP67M1:0 > = 0, 0 or 0, 1 or 1, 1						
INT6		7	Falling edge	T6MOD <cap67m1:0>=1,0</cap67m1:0>						
INT7	PD6		Rising edge	_						
INITO	DE4		Rising edge	T8MOD <cap89m1:0> = 0, 0 or 0, 1 or 1, 1</cap89m1:0>						
INT8	PE1	7	Falling edge	T8MOD <cap89m1:0> = 1, 0</cap89m1:0>						
INT9	PE2		Rising edge	_						
INITA	DEE		Rising edge	TAMOD $<$ CAPABM1:0 $>$ = 0, 0 or 0, 1 or 1, 1						
INTA	PE5	7	Falling edge	TAMOD < CAPABM1:0 > = 1, 0						
INTB	PE6		Rising edge	_						

Setting of External Interrupt Pin Function

(3) Interrupt request flag clear register

The interrupt request flag is cleared by writing the micro DMA start vector, which is listed in table 3.3.1, to the INTCLR register.

For example, to clear the INTO interrupt flag, operate the following register after execution of DI instruction.

Clears INT0 interrupt request flag

 $INTCLR \leftarrow 0AH$

Symbol	Name	Address	7		6		5		4		3		2		1	0
		_		-		_		-		=:		-	1	-	15-	
Interrupt	F8h	W														
INTCLR	Clear Control		0		0		0		0		0		0		0	0
	general area and entre	(no RMW)						1	Interr	upt V	ector					

(4) Micro DMA start vector register

This register assigns micro DMA processing to an interrupt source. The interrupt source with a micro DMA start vector that matches the vector set in this register is assigned as the micro DMA start source.

When the micro DMA transfer counter value reaches 0, the micro DMA transfer end interrupt corresponding to the channel is set to the interrupt controller, the micro DMA start vector register is cleared, and the micro DMA start source of the channel is cleared. Therefore, to continue micro DMA processing, set the micro DMA start vector register again during the processing of the micro DMA transfer end interrupt.

If the same vector is set in the micro DMA start vector registers of more than one channel, the channel with the lowest number has a higher priority.

Accordingly, if the same vector is set in the micro DMA start vector registers of two channels, the interrupt generated in the channel with the lower number is executed until the micro DMA transfer is complete. If the micro DMA start vector of this channel is not set again, the next micro DMA is started for the channel with the higher number. (Micro DMA chaining)

Symbol	Name	Address	7	6	5	4	3	2	1	. 0					
				1			DMA0 St	art Vector		•					
DMA0V	DMA 0 Start	100h	_	-	DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0					
DIVIAUV	Vector	1001			R/W										
	Vector		-	-	0	0	0	0	0	0					
	DMA 1			!	DMA1 Start Vector										
DMA1V	Start	101h	-	<u> </u>	DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0					
Vector			<u> </u>				/W	,	<u>r</u>						
			=	<u> </u>	0	0	0	0	0	0					
DMA 2			1				art Vector								
DMA2V	Start	102h		_	DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0					
Vector				<u> </u>		-		/W	:						
			-	-	0	0	0	0	0	0					
	DMA 3			<u> </u>				art Vector	,						
DMA3V	Start	103h	=	-	DMA3V5	DMA3V4			DMA3V1	DMA3V0					
	Vector	-		<u> </u>				/W	1	1					
			=	-	0	0	0	0	0	0					
	DMA 4	104h -		!		1		art Vector		1					
DMA4V	Start		_	<u> </u>	DMA4V5	DMA4V4			DMA4V1	DMA4V0					
	Vector			!		! .		/W	!	! .					
				-	0	0	<u>. </u>	0	0	0					
	DMA 5			<u> </u>	D1445\/5	¹ D144 5) //		art Vector	' D1445) /4	¹ DMA 5) (0					
DMA5V	Start	105h		 -	DMA5V5 DMA5V4 DMA5V3 DMA5V2 DMA5V1 DM										
	Vector			<u>;</u>	R/W										
				<u> </u>	0	: 0			: 0	0					
	DMA 6			<u> </u>	DMA6\/F	DMA6V4		art Vector	DMA6\/1	DMAGNO					
DMA6V	Start	106h		 	DIVIAGVS	DIVIAOV4		/W	DIVIAGVI	DIVIAOVU					
	Vector			<u>:</u>	0	: 0	; 0	; o	0	; 0					
	DMA 7	107h -		 	-	<u>; </u>		art Vector		i ^o					
				 	DMA7\/5	DMA7V4				. DMΔ7\/0					
DMA7V	Start		<u> </u>	<u> </u>	DIVIATVO	DIVIAT V4		/W	DIVIATVI	DIVINITYO					
	Vector			 _	0	. 0	! 0	. 0	0	! 0					
			_	-	0	0	, 0	; 0	; 0	, 0					

(5) Micro DMA burst specification

Specifying the micro DMA burst continues the micro DMA transfer until the transfer counter register reaches 0 after micro DMA start. Setting a bit which corresponds to the micro DMA channel of the DMAB registers mentioned below to "1" specifies a burst.

Symbol	Name	Address	7		6		5		4	i	3	1	2		1		0
DMAB				9 115					DM	A B	urst						
	DMA	100h	DBST7		DBST6		DBST5	:	DBST4	i	DBST3	:	DBST2	1	DBST1		DBST0
	Burst	108h	R/W														
	1		0		0		0		0	-	0		0		0	1	0

(6) Notes

The instruction execution unit and the bus interface unit of this CPU operate independently. Therefore, immediately before an interrupt is generated, if the CPU fetches an instruction that clears the corresponding interrupt request flag, the CPU may execute the instruction that clears the interrupt request flag between accepting and reading the interrupt vector. In this case, the CPU reads the default vector 0004H and reads the interrupt vector at address FFFF04H.

To avoid the above problem, place instructions that clear interrupt request flags after a DI instruction. And in the case of setting an interrupt enable again by EI instruction after the execution of clearing instruction, execute EI instruction after clearing and more than 3-instructions (ex. "NOP" * 3times). If placed EI instruction without waiting NOP instruction after execution of clearing instruction, interrupt will be enable before request flag is cleared.

In the case of changing the value of the interrupt mask register <IFF2 to 0> by execution of POP SR instruction, disable an interrupt by DI instruction before execution of POP SR instruction.

In addition, take care as the following 2 circuits are exceptional and demand special attention.

INT0 level mode	INT0 in level mode is not an edge-detect interrupt, so the interrupt					
INTO level mode	request flip-flop function is canceled. The peripheral interrupt request bypasses the S input of the flip-flop, and acts as the Q output. Changing modes from edge to level automatically clears the interrupt request flag.					
	If the CPU enters the interrupt response sequence as a result of setting INT0 from 0 to 1, INT0 must be held at 1 unit the interrupt response sequence is completed. If the INT0 level mode is used to release a halt, INT0 must be held at 1 from the time INT0 changes from 0 to 1, to the time when the halt is released. (Ensure that INT0 does not go back 0 due to noise before the halt is released.)					
	When switching modes from level to edge, any interrupt request flag set in level mode is not cleared. Accordingly, clear the interrupt request flag using the following sequence. DI					
	LD (IIMC), 00H: Switches from level to edge.					
	LD (INTCLR), 0AH: Clears interrupt request flag. NOP: Wait EI execution					
	NOP: Wait EI execution					
	NOP: Wait EI execution					
	El					
INTRX	The interrupt request flip-flop can only be cleared by reset or by reading the serial channel receive buffer, not by an instruction.					

Note: The following instructions or pin changes are equivalent to instructions that clear the interrupt request flag.

INTO: Instructions that switch to level mode after an interrupt request is generated in edge

The pin input changes from high to low after an interrupt request is generated in

level mode. ("H" \rightarrow "L")

INTRX: Instructions that read the receive buffer.

3.4 Standby Function

[1] HALT mode

Executing the HALT instruction sets either RUN, IDLE, or STOP mode depending on the content of WDMOD</br>
HALTM1:0>.

(1) RUN: Halts the CPU only. Power dissipation remains almost unchanged.

(2) IDLE: Operates only the internal oscillator, while halts all other circuits.

(3) STOP: Halts all internal circuits, including the internal oscillator.

[2] Release from HALT mode

Release from HALT mode can trigger an interrupt request or a reset. A combination of the interrupt mask register <IFF2:0> state and the HALT mode determine the useable halt release source (For details, see Table 3.4.2).

• Release by interrupt request

The operation to release HALT mode by using an interrupt request differs according to the interrupt enable state. If the interrupt request level set prior to the execution of the HALT instruction is higher than the interrupt mask register value, after HALT mode is released, interrupt processing is performed by this source, and processing starts from the next instruction following the HALT instruction. If the interrupt request level is lower than the interrupt mask register value, HALT mode is not released. (At a non-maskable interrupt, interrupt processing is performed after HALT mode release irrespective of the mask register value.)

However, in the case of the INTO interrupt only, HALT mode can be released if the interrupt request level is lower than the interrupt mask register value. In this case the interrupt processing is not performed. Processing always starts from the next instruction following the HALT instruction. (The INTO interrupt request flag is held at 1.)

Note: Usually, interrupts can release all halts status. However, the interrupts = (NMI and INT0) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with IDLE or STOP mode (RUN is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)


If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

• Release by reset

All HALT modes can be released by a reset. However, when releasing STOP mode, allow sufficient reset time (at least $2~\mu s$) for the oscillator to stabilize.

When releasing HALT mode by a reset, the internal RAM retains the data prevailing immediately prior to entering the HALT mode. However, other settings are initialized.

On execution of the HALT instruction, the device enters standby state in RUN mode. Release halt using INTO.



(1) RUN mode

Figure 3.4.1 is the timing chart for releasing a halt in RUN mode using an interrupt.

In RUN mode, the MCU internal system clock does not stop after the HALT instruction is executed. Only CPU instruction execution stops. Therefore, the CPU performs repeated dummy cycles until the halt state is released.

In the halt state, interrupt requests are sample on the cycle of the CLK signal.




Figure 3.4.1 Timing Chart for Releasing Halt in RUN Mode Using Interrupt

(2) IDLE mode

Figure 3.4.2 is the timing chart for releasing a halt in IDLE mode using an interrupt.

In IDLE mode, the MCU internal system clock stops. Only the internal oscillator functions.

In the halt state, interrupt requests are sampled synchronously to the system clock. The release from the halt state (operation restart), however, is synchronized with the clock.

In IDLE mode, interrupt requests other than external interrupts (NMI, INTO) are disabled.




Figure 3.4.2 Timing Chart for Releasing Halt in IDLE Mode Using Interrupt

(3) STOP mode

Figure 3.4.3 is the timing chart for releasing a halt in STOP mode using an interrupt.

In STOP mode, all internal circuits stop, including the internal oscillator. Also, in STOP mode, all pins, apart from a few exceptions, are set to high impedance and are disconnected from the internal circuit of the MCU.

However, setting WDMOD<DRVE> in the internal I/O register to "1" specifies that pins maintain the states prior to the halt. Reset clears the register to "0".

When the CPU receives an interrupt request, the internal oscillation restarts. Then, after the time set by the warm-up counter for the internal oscillation to stabilize, the system clock starts its output. The CLKMOD<WARM> bit sets the warm-up time. Setting this bit to 0 specifies a warm-up time of 2^{15} clock cycles; setting the bit to 1 specifies a warm-up time of 2^{17} clock cycles. Reset clears CLKMOD<WARM> to 0. The setup time of the internal clock doubler is fixed at 2^{14} external clock cycles.

STOP mode can only be released by an NMI pin or INTO pin interrupt, or by reset.

When STOP mode is released by other than reset, the system clock starts its output after the time set by the warm-up counter for the internal oscillation to stabilize. When using reset to release stop mode, input reset signals long enough for stable oscillation.

In systems with an external oscillator, the warm-up counter also operates when STOP mode is released. Therefore, such systems also require a warm-up time between input of release signal and system clock output.




Figure 3.4.3 Timing Chart for Releasing Halt in STOP Mode Using Interrupt

Table 3.4.1 Pin states in STOP mode

Pin Name	Mode	DRVE = 0	DRVE = 1
P00 to P37/D0 to D31	D0 to D31 (input / output) P00 to P37 (input) P00 to P37 (output)	High-Z Disable output	High-Z Disable output
P40 to P67/A0 to A23	input output	Disable High-Z	Disable output
P70/RD	output	High-Z	output
P71 to P74/WRLL to WRHH	output	High-Z	output
P75/BUSRQ	input output	Disable High-Z	Disable output
P76/BUSAK	output	High-Z	output
P80 to P85/CS0 to CS5	output	High-Z	output
P86/WAIT	input output	Disable High-Z	Disable output
PA0 to PA4/CASO to WEO	output	High-Z	output
PB0 to PB4/CAS1 to WE1	output	High-Z	output
PC0, PC1/TO1 to TO3	input output	Disable High-Z	Disable output
PD0 to PD6/TO4 to TI7	input output	Disable High-Z	Disable output
PEO to PE6/TO8 to TIB	input output	Disable High-Z	Disable output
PF0 to PF6/TXD0 to SCLK1	input output	Disable High-Z	Disable output
PG0 to PG7/AN0 to AN7	input	Disable	Disable
DAOUT0, DAOUT1	output	High-Z	High-Z
PHO to PH3/TC0 to TC3	input output	Disable High-Z	Disable output
PH4/INT0	input output	Enable High-Z	Enable output
PZ0 to PZ7	input output	Disable output	Disable output
NMI	input	Enable	Enable
WDTOUT	output	output	output
AM0, AM1	input	Enable	Enable
TESTO, TEST1	input	Enable	Enable
CLK	output	output	output
X1 X2	input output	Disable "High"	Disable "High"
RESET	input	Enable	Enable

Output: Maintains output states prior to a halt.

Enables Input is valid. When the input pin is set to middle electric potential, through current.

Disabled: Input is invalid. As the input gate is disabled, no through current.

High-Z: The output is set to high impedance.

"High": The output is set to high electric potential.

STOP HALT Mode RUN **IDLE** WDMOD<HALTM1:0> 00 10 Halt CPU See Table I/O Port 8-bit timer 16-bit timer Operation Serial interface Block Operation AD converter Halts DA converter Watchdog timer DRAM controller Interrupt controller

Table 3.4.2 I/O Operation During Halt and Release

	Interrupt Mask and Request Level Settings			t Request ot Mask <i< th=""><th>Request L ot Mask <i< th=""><th>evel *2 < FF2:0></th></i<></th></i<>	Request L ot Mask <i< th=""><th>evel *2 < FF2:0></th></i<>	evel *2 < FF2:0>		
	HALT N	HALT Mode		IDLE	STOP	RUN	IDLE	STOP
HALT Release Source	Interrupt	NMI INTWD INTO INT4 to 9, A, B INTT0 to 3 INTTR4 to 9, A, B INTRXD0, 1 INTTXD0, 1 INTAD	•	* × * × × × × × ×	*1 x *1 x x *1 x x x x x	- - 0 x x x	- - 0 x x x	- - 0*1 × × × ×
		RESET	•	•	•	•	•	•

- ♦: After a halt is released, interrupt processing begins. (Reset initializes the LSI.)
- o: After a halt is released, processing begins from the next address following the HALT instruction.
- ×: Cannot be used to release a halt.
- *1: Halt is released after the warm-up time has elapsed.
- *2: Same as a DI instruction.

3.5 Functions of Ports

TMP94C241C has I/O port pins which are shown in Table 3.5.1. In addition to functioning as general-purpose I/O ports, these pins are also used by internal CPU and I/O functions.

Table 3.5.1 Port Functions (1/2)

Port Name	Pin Name	Number of Pins	1/0	I/O Setting	Pin Name for built-in function
Port 0	P00 to P07	8	1/0	Bit	D0 to D7
Port 1	P10 to P17	8	1/0	Bit	D8 to D15
Port 2	P20 to P27	8	1/0	Bit	D16 to D23
Port 3	P30 to P37	8	1/0	Bit	D24 to D31
Port 4	P40 to P47	8	1/0	Bit	A0 to A7
Port 5	P50 to P57	8	1/0	Bit	A8 to A15
Port 6	P60 to P67	8	1/0	Bit	A16 to A23
Port 7	P70	1	Output	(Fixed)	RD
	P71	1	Output	(Fixed)	WRLL
	P72	1	Output	(Fixed)	WRLH
	P73	1	Output	(Fixed)	WRHL
	P74	1	Output	(Fixed)	WRHH
	P75	1	1/0	Bit	BUSRQ
	P76	1	Output	(Fixed)	BUSAK
Port 8	P80	1	Output	(Fixed)	CS0
	P81	1	Output	(Fixed)	CS1/RAS0
	P82	1	Output	(Fixed)	CS2
	P83	1	Output	(Fixed)	CS3/RAS1
	P84	1	Output	(Fixed)	CS4
	P85	1	Output	(Fixed)	CS5
	P86	1	1/0	Bit	WAIT
Port A	PA0	1	Output	(Fixed)	CASO/LCASO
	PA1	1	Output	(Fixed)	UCAS0
	PA2	1	Output	(Fixed)	OE0
	PA3	1	Output	(Fixed)	ŌE1
	PA4	1	Output	(Fixed)	WE0
Port B	PB0	1	Output	(Fixed)	CAS1/LCAS1/LLCAS1
	PB1	1	Output	(Fixed)	UCAS1/LUCAS1
	PB2	1	Output	(Fixed)	HLCAS1
	PB3	1	Output	(Fixed)	HUCAS1
	PB4	1	Output	(Fixed)	WE1
Port C	PC0	1	1/0	Bit	TO1/TO7
110.1000-00.11	PC1	1	1/0	Bit	ТОЗ/ТОВ
Port D	PD0	1	1/0	Bit	TO4
	PD1	1	I/O	Bit	TI4/INT4
	PD2	1	1/0	Bit	TI5/INT5
	PD4	1	1/0	Bit	TO6
	PD5	1	1/0	Bit	TI6/INT6
	PD6	1	1/0	Bit	TI7/INT7

Table 3.5.2 Port Functions (2/2)

Port Name	Pin Name	Number of Pins	1/0	I/O Setting	Pin Name for built-in function
Port E	PE0	1	1/0	Bit	TO8
	PE1	1	1/0	Bit	TI8/INT8
	PE2	1	1/0	Bit	TI9/INT9
	PE4	1	1/0	Bit	TOA
	PE5	1	1/0	Bit	TIA/INTA
	PE6	1	I/O	Bit	TIB/INTB
Port F	PF0	1	1/0	Bit	TXD0
	PF1	1	I/O	Bit	RXD0
	PF2	1	I/O	Bit	CTS0/SCLK0
	PF4	1	1/0	Bit	TXD1
	PF5	1	1/0	Bit	RXD1
	PF6	1	I/O	Bit	CTS1/SCLK1
Port G	PG0 to PG7	8	Input	(Fixed)	AN0 to AN7
Port H	PH0	1	I/O	Bit	TC0
	PH1	1	1/0	Bit	TC1
	PH2	1	1/0	Bit	TC2
	PH3	1	1/0	Bit	TC3
	PH4	1	I/O	Bit	INTO
Port Z	PZ0 to PZ7	8	1/0	Bit	

3.5.1 Port 0 (P00 to P07/D0 to D7)

Port 0 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P0CR and function register P0FC.

In addition to functioning as a general-purpose I/O port, port 0 can also function as data bus (D0 to D7).

Setting the AM1 and AM0 pins as shown below and resetting the device initialize port 0 to the following function pins:




Figure 3.5.1 Port 0

Address 7 5 2 6 3 1 0 Symbol Name P07 P06 P05 P04 P03 P02 P01 P00 R/W PORT0 00h P0 0 0 0 0 0 0 0 0 Input / Output P00C P07C P06C P05C P04C P03C P02C P01C PORT0 W P0CR 02h Control 0 0 0 0 0 0 0 0 Register 0: Input 1: Output POF PORT0 W P0FC 03h Function Register 0: PORT 1: Data Bus (D7 to D0)

Table 3.5.3 Port 0 Registers

Note: Read-modify-write is prohibited for P0CR, P0FC registers.

3.5.2 Port 1 (P10 to P17/D8 to D15)

Port 1 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P1CR and function register P1FC.

In addition to functioning as a general-purpose I/O port, port 1 can also function as data bus (D8 to D15).

Setting the AM1 and AM0 pins as shown below and resetting the device initialize port 1 to the following function pins:




Figure 3.5.2 Port 1

Address Symbol Name 7 5 3 2 0 1 P17 P16 P15 P14 P13 P12 P11 P10 R/W P1 PORT1 04h 0 0 0 0 0 0 0 0 Input / Output P17C P16C P15C P14C P13C P12C P11C P10C PORT1 W P1CR Control 06h 0 0 0 0 0 0 0 0 Register 0: Input 1: Output P1F PORT1 W P1FC Function 07h 0/1 Register 0: PORT 1: Data Bus (D15 to D8)

Table 3.5.4 Port 1 Registers

Note: Read-modify-write is prohibited for P1CR, P1FC registers.

3.5.3 Port 2 (P20 to P27/D16 to D23)

Port 2 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P2CR and function register P2FC.

In addition to functioning as a general-purpose I/O port, port 2 can also function as data bus (D16 to D23).

Setting the AM1 and AM0 pins as shown below and resetting the device initialize port 2 to the following function pins:




Figure 3.5.3 Port 2

Symbol Name Address 7 6 3 2 1 0 P27 P26 P25 P24 P23 P22 P21 P20 R/W P2 PORT2 08h 0 0 0 0 0 0 0 0 Input / Output P27C P26C P25C P24C P23C P22C P21C P20C PORT2 W P2CR Control 0Ah 0 0 0 0 0 0 0 Register 0: Input 1: Output P2F PORT2 W P2FC Function 0Bh 0/1 Register 0: PORT 1: Data Bus (D23 to D16)

Table 3.5.5 Port 2 Registers

Note: Read-modify-write is prohibited for P2CR, P2FC registers.

3.5.4 Port 3 (P30 to P37/D24 to D31)

Port 3 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P3CR and function register P3FC.

In addition to functioning as a general-purpose I/O port, port 3 can also function as data bus (D24 to D31).

Setting the AM1 and AM0 pins as shown below and resetting the device initialize port 3 to the following function pins:




Figure 3.5.4 Port 3

Name Address 7 5 4 2 Symbol 6 3 1 0 P37 P36 P35 P34 P33 P32 P31 P30 R/W **P3** PORT3 0Ch 0 0 0 0 0 0 0 0 Input / Output P37C P36C P35C P34C P33C P32C P31C P30C PORT3 W P3CR Control 0Eh 0 0 0 0 0 0 0 0 Register 0: Input 1: Output P3F PORT3 W P3FC **Function** 0Fh 0/1 Register 0: PORT 1: Data Bus (D31 to D24)

Table 3.5.6 Port 3 Registers

Note: Read-modify-write is prohibited for P3CR, P3FC registers.

3.5.5 Port 4 (P40 to P47/A0 to A7)

Port 4 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P4CR and function register P4FC.

In addition to functioning as a general-purpose I/O port, port 4 can also function as data bus (A0 to A7). When accessing internal memory and internal I/O, these pins retain the addresses of the previous bus cycle.

Setting the AM1 and AM0 pins as shown below and resetting the device initialize port 4 to the following function pins:




Figure 3.5.5 Port 4

Symbol Name Address 7 3 2 P47 P46 P45 P44 P43 P42 P41 P40 R/W P4 PORT4 10h 0 0 0 0 0 0 0 0 Input / Output P47C P46C P45C P44C P43C P42C P41C P40C PORT4 W P4CR Control 12h 0 0 0 0 0 0 0 0 Register 1: Output 0: Input P44F P43F P40F P47F P46F P45F P42F P41F PORT4 W P4FC Function 13h Register 0: PORT 1: Adddress Bus (A7 to A0)

Table 3.5.7 Port 4 Registers

Note: Read-modify-write is prohibited for P4CR, P4FC registers.

3.5.6 Port 5 (P50 to P57/A8 to A15)

Port 5 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P5CR and function register P5FC.

In addition to functioning as a general-purpose I/O port, port 5 can also function as data bus (A8 to A15). When accessing internal memory and internal I/O, these pins retain the addresses of the previous bus cycle.

Setting the AM1 and AM0 pins as shown below and resetting the device initialize port 5 to the following function pins:




Figure 3.5.6 Port 5

Address 7 4 2 0 Symbol Name 3 1 P54 P52 P50 P57 P56 P55 P53 P51 R/W P5 PORT5 14h 0 0 0 0 0 0 0 0 Input / Output P57C P56C P55C P54C P52C P51C P50C P53C PORT5 W P5CR 16h Control 0 0 0 0 0 0 0 0 Register 0: Input 1: Output P50F P57F P56F P55F P54F P53F P52F P51F PORT5 W P5FC 17h **Function** 1 1 Register 0: PORT 1: Adddress Bus (A15 to A8)

Table 3.5.8 Port 5 Registers

Note: Read-modify-write is prohibited for P5CR, P5FC registers.

3.5.7 Port 6 (P60 to P67/A16 to A23)

Port 6 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P6CR and function register P6FC.

In addition to functioning as a general-purpose I/O port, port 6 can also function as data bus (A16 to A23). When accessing internal memory and internal I/O, these pins retain the addresses of the previous bus cycle.

Setting the AM1 and AM0 pins as shown below and resetting the device initialize port 6 to the following function pins:




Figure 3.5.7 Port 6

Symbol Address Name 7 6 5 3 2 1 0 P67 P64 P60 P66 P65 P63 P62 P61 R/W PORT6 P6 18h 0 0 0 0 0 0 0 0 Input / Output P67C P66C P65C P64C P63C P62C P61C P60C PORT6 W P6CR Control 1Ah 0 0 0 0 0 0 0 0 Register 0: Input 1: Output P67F P66F P65F P64F P63F P62F P61F P60F PORT6 W P6FC Function 1Bh Register 0: PORT 1: Adddress Bus (A23 to A16)

Table 3.5.9 Port 6 Registers

Note: Read-modify-write is prohibited for P6CR, P6FC registers.


3.5.8 Port 7 (P70 to P76)

Port 7 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P7CR and function register P7FC.

In addition to functioning as a general-purpose I/O port, port 7 can also function as read/write strobe signals to connect with an external memory and control signals to release bus

A reset initializes P71 to P74 and P76 pins to output port mode, and P75 pin to input port mode. Setting the AM1 and AM0 pins as shown below and resetting the device initialize port 70 to the following function pins:

AM1	AM0	Function Setting after reset is released.
0	0	RD pin
0	1 1	RD pin
1	0	RD pin
1	1 1	Don't use this setting






Figure 3.5.8 Port 7 (P70 to P74)




Figure 3.5.9 Port 7 (P75, P76)

Table 3.5.10 Port 7 Registers

Symbol	Name	Address	7	6	5	4	3	2	1	0
				P76	P75	P74	P73	P72	P71	P70
D7	DODT7	164					R/W			
P7	PORT7	1Ch	-27	1	1	1	1	1	1	1
				Output	In/Out			Output		
	Programme Table		-	-	P75C	-	-	-	-	-
	PORT7	451			W					
P7CR	Control Register	1Eh	-	-	0	-	-	-	-	-
						0: Input	1: Output	70		
			_	P76F	P75F	P74F	P73F	P72F	P71F	P70F
	PORT7						w			
P7FC	Function	1Fh	_	0	0	0	0	0	0	1
	Register			0: PORT 1: BUSAK	0: PORT 1: BUSRQ	0: PORT 1: WRHH	0: PORT 1: WRHL	0: PORT 1: WRLH	0: PORT 1: WRLL	0: PORT 1: RD

Note: Read-modify-write is prohibited for P7CR, P7FC registers.

3.5.9 Port 8 (P80 to P86)

Port 8 is a 7-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P8CR and function register P8FC.

In addition to functioning as a general-purpose I/O port, port 8 can also function as chip selection to connect with an external memory and wait input.

A reset initializes P80 to P85 pins to output port mode, and P86 pin to input port mode.




Figure 3.5.10 Port 8

Table 3.5.11 Port 8 Registers

Symbol	Name	Address	7	6	5	4	3	2	1	0
			-	P86	P85	P84	P83	P82	P81	P80
20	DODTO.	204					R/W			7,740.5
P8	PORT8	20h	-	0	1	1	1	0	1	1
				In/Out			Ou	ıtput		
			-	P86C	-	-	-	-	-	-
DOCD	PORT8	22h		W						
P8CR	Control Register	221	-	0	-	-	-	-	-	-
						0: Input	1: Output			
			-	P86F	P85F	P84F	P83F	P82F	P81F	P80F
	DORTO	1 [W			
P8FC	PORT8 Function	23h	-	0	0	0	0	0	0	0
	Register			0: PORT 1: WAIT	0: PORT 1: CS5	0: PORT 1: CS4	0: PORT 1: CS3 RAS1	0: PORT 1: CS2	0: PORT 1: CS1 RAS0	0: PORT 1: CS0

Note: Read-modify-write is prohibited for P8CR, P8FC registers.

3.5.10 Port A (PA0 to PA4)

Port A is a 5-bit general-purpose I/O port.

In addition to functioning as a general-purpose I/O port, port A can also function as external DRAM (channel 0) connection.

A reset initializes port A to output port mode.




Figure 3.5.11 Port A

Symbol Address 6 Name 7 3 0 PA4 PA3 PA₂ PA₁ PA0 _ _ R/W PORTA PA 28h Output ---PA4F PA3F PA2F PA1F PA0F W PORTA 0 0 PAFC **Function** 2Bh 0: PORT Register 0: PORT 0: PORT 0: PORT 0: PORT 1: WE0 1: OE1 1: OE0 1: UCASO 1: CAS0 LCAS0

Table 3.5.12 Port A Registers

Note: Read-modify-write is prohibited for PAFC register.

3.5.11 Port B (PB0 to PB4)

Port B is a 5-bit general-purpose I/O port.

In addition to functioning as a general-purpose I/O port, port A can also function as external DRAM (channel 1) connection.

A reset initializes port A to output port mode.




Figure 3.5.12 Port B

Symbol Name Address 7 6 5 3 2 1 0 PB4 PB3 PB2 PB1 PB0 R/W PORTB PB 2Ch 1 1 1 1 Output PB4F PB3F PB1F **PBOF** PB2F W **PORTB** 0 0 0 0 0 _ -PBFC 2Fh Function 0: PORT 0: PORT 0: PORT 0: PORT 0: PORT Register 1: /WE1 1: HUCAS1:1: HLCAS1:1: UCAS1:1: CAS1 LUCAS1: LCAS1 LLCAS1

Table 3.5.13 Port B Registers

Note: Read-modify-write is prohibited for PBFC register.

3.5.12 Port C (PC0 to PC4)

Port C is a 2-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register PCCR and function register PCFC.

In addition to functioning as a general-purpose I/O port, port C can also function as 8-bit timer or 16-bit timer output.

A reset initializes port C to input port mode.




Figure 3.5.13 Port C

Symbol Name Address 7 6 5 3 2 1 0 PC1 PC0 R/W PC **PORTC** 30h 0 0 Input / Output PC1C PC0C PORTC W **PCCR** Control 32h 0 0 ----Register (See below) PC1F PC0F PORTC W PCFC 33h Function 0 _ 0 Register (See below) function PCFC **PCCR** PC1 PC0 Input Port **Output Port** 0 TO3 0 **TO1** TOB

Table 3.5.14 Port C Registers

Note: Read-modify-write is prohibited for PCCR, PCFC registers.

3.5.13 Port D (PD0 to PD6)

Port D is a 6-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register PDCR and function register PDFC.

In addition to functioning as a general-purpose I/O port, port D can also function as 16-bit timer I/O and interrupt input.

A reset initializes port D to input port mode.




Figure 3.5.14 Port D

Address 6 2 Symbol Name 7 5 4 3 0 PD2 PD0 PD6 PD5 PD4 PD1 R/W R/W PD PORTD 34h 0 0 0 0 0 0 _ Input/Output Input/Output PD6C PD5C PD4C PD2C PD1C PD0C PORTD W W **PDCR** Control 36h 0 0 0 0 0 0 Register 0: Input 1: Output 0: Input 1: Output PD6F PD5F PD4F PD2F PD1F PD0F W W PORTD 0 0 0 0 0 0 **PDFC Function** 37h 0: PORT 0: PORT 0: PORT 0: PORT 0: PORT 0: PORT Register 1: TI7 1: TI6 1: TO6 1: TI5 1: TI4 1: TO4 INT7 INT6 INT5 INT4

Table 3.5.15 Port D Registers

Note: Read-modify-write is prohibited for PDCR, PDFC registers.

3.5.14 Port E (PE0 to PE6)

Port E is a 6-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register PECR and function register PEFC.

In addition to functioning as a general-purpose I/O port, port E can also function as 8-bit timer or 16-bit timer output and interrupt input.

A reset initializes port E to input port mode.




Figure 3.5.15 Port E

Address 6 5 4 3 2 0 Symbol Name 7 1 PE4 PE2 PE1 PE0 PE6 PE5 R/W R/W PE PORTE 38h 0 0 0 0 0 0 Input/Output Input/Output PE6C PE5C PE4C PE2C PE1C PE0C **PORTE** W PECR Control 3Ah 0 0 0 0 0 0 Register 0: Input 1: Output 0: Input 1: Output PE6F PE5F PE4F PE2F PEOF PE1F W W PORTE 0 0 0 0 0 0 PEFC 3Bh Function Register 0: PORT 0: PORT 0: PORT 0: PORT 0: PORT 0: PORT 1: TO8 1: TIB 1: TIA 1: TOA 1: TI8 1: TI9 INTB INTA INT9 INT8

Table 3.5.16 Port E Registers

Note: Read-modify-write is prohibited for PECR, PEFC registers.

TOSHIBA

3.5.15 Port F (PF0 to PF6)

Port F is a 6-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register PFCR and function register PFFC.

In addition to functioning as a general-purpose I/O port, port F can also function as I/O functions of serial interface.

A reset initializes port F to input port mode.




Figure 3.5.16 Port F

Table 3.5.17 Port F Registers

Symbol	Name	Address	7	6	5	4	3	2	1	0
			20	PF6	PF5	PF4	-	PF2	PF1	PF0
	DORTE	364			R/W				R/W	
PF	PORTF	3Ch	7.0	0	0	0	-	0	0	0
				-	Input/Outp	ut			Input/Outp	out
			-	PF6C	PF5C	PF4C	-	PF2C	PF1C	PF0C
PFCR	PORTF	3Eh			W				W	
PPCK	Register	3511	-	0	0	0	-	0	0	0
				0:1	nput 1:0	utput		0:1	nput 1: 0	utput
			-	PF6F	PF5F	PF4F	-	PF2F	PF1F	PF0F
	PORTE				w				W	
PFFC	Function	3Fh	-	0	0	0	-	0	0	0
	Register	42.6.20		0: PORT 1: CTS1 SCLK1	0: PORT 1: RxD1	0: PORT 1: TxD1		0: PORT 1: CTS0 SCLK0	0: PORT 1: RxD0	0: PORT 1: TxD0

Note: Read-modify-write is prohibited for PFCR, PFFC registers.

3.5.16 Port G (PG0 to PG7)

Port G is an 8-bit general-purpose input-only port.

In addition to functioning as a general-purpose I/O port, port G can also function as I/O functions of AD converter.




Figure 3.5.17 Port G

Table 3.5.18 Port G Register


Symbol	Name	Address	7				5	4		3	2	1	0
			PG7	PC	6		PG5	PG4		PG3	PG2	PG1	PG0
PG	PORTG	40h							R				
						-72		1	npu	t			

3.5.17 Port H (PH0 to PH4)

Port H is a 5-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register PHCR and function register PHFC.

In addition to functioning as a general-purpose I/O port, port H can also function as terminal count output function of micro DMA and interrupt input function.

A reset initializes port H to input port mode.






Figure 3.5.18 Port H

Symbol	Name	Address	7	6	5	4	3	2	1	0
			- 1	-	-	PH4	PH3	PH2	PH1	PH0
But	BORTH	1 445						R/W		
PH	PORTH	44h	-	-	-	0	0	0	0	0
					7.1			Input/Outp	ut	
	1852 3 227 90 37040		-	-	-	PH4C	PH3C	PH2C	PH1C	PH0C
DUCD	PORTH	166						w		
PHCR	Control Register	46h	-	-	-	0	0	0	0	0
					12-01-		0:	Input 1: 0	utput	
7.35.3			-		-	PH4F	PH3F	PH2F	PH1F	PH0F
	PORTH							w		
PHFC	Function	47h	_	-	-	0	0	0	0	0
	Register					0: PORT 1: INT0	0: PORT 1: TC3	0: PORT 1: TC2	0: PORT 1: TC1	0: PORT 1: TC0

Table 3.5.19 Port H Registers

Note: Read-modify-write is prohibited for PHCR, PHFC registers.

3.5.18 Port Z (PZ0 to PZ7)

Port Z is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register PZCR.

A reset initializes port Z to input port mode.




Figure 3.5.19 Port Z

Table 3.5.20 Port Z Registers

Symbol	Name	Address	7		6		5		4		3	2		1		0
			PZ7		PZ6		PZ5		PZ4		PZ3	PZ2	1	PZ1	T	PZ0
PZ	PORTZ	68h								R/W						
PZ	PORIZ	l oon	0		0		0	Ī	0		0	0	T	0		0
									Input	/0	utput					
			PZ7C		PZ6C		PZ5C		PZ4C		PZ3C	PZ2C		PZ1C		PZ00
PZCR	PORTZ	6Ah		- 27.2-					117	w						-
FZCK	Register	l oan	0		0	Ī	0		0		0	0		0		0
		1 1						(0: Input	1:	Output					

Note: Read-modify-write is prohibited for PZCR register.

3.6 Memory Controller

3.6.1 Functions

TMP94C241C has a memory controller with a variable 6-block address area that controls as follows.

(1) 6-block address area support

Specifies a start address and a block size respectively for 6-block address area (block 0 to 5).

(2) Connecting memory specification

Specifies SRAM, ROM and DRAM as memories to connect with the respective block address areas. DRAM is specified only in block 1 and block 3.

When SRAM or ROM is specified, a usual bus cycle is executed. When DRAM is specified, DRAM is effectively accessed with built-in DRAM controller. The page access of ROM is also supported in block 2. For details, see section 3.6.4 "ROM Control".

(3) Data bus size selection

Whether 8-bit, 16-bit or 32-bit is selected as the data bus size of the respective block address areas.

(4) Wait control

Wait specification bit in the control register and $\overline{\text{WAIT}}$ input pin control the number of waits in the external bus cycle. Read cycle and write cycle can specify the number of waits individually. The number of waits is controlled in three mode mentioned below.

```
0 waits, 1 wait,
2 waits, 3 waits,
N waits (controls with WAIT pin)
```

(5) DRAM control

TMP94C241C has DRAM controller to control refresh and DRAM accessing.

This document describes in order of the operation after reset release, basic functions and ROM page mode.

Each section explains the operation and the register setting method and the signal timing. The register setting method is mentioned as the lists of registers in the final.

Note: The operation of memory controller and DRAM controller cannot be insured until power supply becomes stable after power-on reset.

The external RAM data provided before turning on the TMP94C241C may be spoiled because the control signals are unstable until power supply becomes stable after power-on reset.

3.6.2 Control Register and Operation after Reset Release

This section describes the registers to control the memory controller, the state after reset release and necessary settings.

(1) Control register

The control registers of the memory controller are as follows.

- Control register: BnCSH/BnCSL (n = 0 to 5)

 Sets the basic functions of the memory controller, that is the connecting memory type, the data bus size, the number of waits to be read and written.
- Memory start address register: MSARn (n = 0 to 5)
 Sets a start address in the respective block address areas.
- Memory address mask register: MAMRn (n = 0 to 5)
 Sets a block size in the respective block address areas.

In addition to setting of the above-mentioned registers, it is necessary to set the following registers to control ROM page mode access and DRAM.

- Page ROM control register: PMEMCR Sets to executed ROM page mode accessing.
- DRAM control register: DRAMnCRL/DRAMnCRH (n = 0 to 1) Sets DRAM access.
- DRAM refresh control register: DRAMnREF (n = 0 to 1) Sets DRAM refresh operation.

(2) Operation after reset release

The start data bus size is determined depending on the state of AM1/AM0 pins just after reset release. Then, the external memory is accessed as follows.

AM1	AM0	Start mode
0	0	Start with 8-bit data bus
0	1	Start with 16-bit data bus
1	0	Start with 32-bit data bus
1	1	Don't use this setting

AM1/AM0 pins are valid only just after reset release. In the other cases, the data bus width is set to the value set to BnBUS bit of the control register.

After reset, only control register (B2CSH/B2CSL) of the block address area 2 is automatically valid. The data bus width which is specified by AM1/AM0 pins is loaded to the bit to specify the bus width of the control register in the block address area 2. The block address area 2 is set to addresses 000000H to FFFFFFH after reset.

After reset release, the block address areas are specified by the memory start address register (MSARn) and the memory address mask register (MAMRn). Then the control register (BnCS) is set.

Set the enable bit (BnE) of the control register to "1" to enable the setting. Set relevant registers to access ROM page mode and DRAM.

3.6.3 Basic Functions and Register Setting

In this section, setting of the block address area, the data bus width, the connecting memory and the number of waits out of the memory controller's functions are described.

(1) Block address area specification

The block address area is specified by two registers.

The memory start address register (MSARn) sets the start address of the block address areas. The memory controller compares between the register value and the address every bus cycles. The address bit which is masked by the memory address mask register (MAMRn) is not compared by the memory controller. The block address area size is determined by setting the memory address mask register. The set value in the register is compared with the block address area on the bus. If the compared result is a match, the memory controller sets the chip select signal (CSn) to "low".

(i) Setting memory start address register

The MnS23 to 16 bits of the memory start address register respectively correspond with addresses A23 to A16. The lower start address A15 to A0 are always set to address 0000H. Therefore, the start address of the block address area are set to addresses 000000H to FF0000H every 64 Kbytes.

(ii) Setting memory address mask registers

The memory address mask register sets whether an address bit is compared or not. Set the register to "0" to compare, or to "1" not to compare.

The address bit to be set is depended on the block address area.

Block address area 0: A20 to A8

Block address area 1: A21 to A8

Block address area 2 to 5: A22 to A15

The above-mentioned bits are always compared. The block address area size is determined by the compared result.

The size to be set depending on the block address areas is as follows.

	256	512	32K	64K	128K	256K	512K	1M	2M	4M	8M
CS0	0	0	0	0	0	0	0	0	0		
CS1	0	0		0	0	0	0	0	0	0	
CS2 to 5			0	0	0	0	0	0	0	0	0

[Unit: Byte]

Note: After reset release, only the control register of the block address area 2 is valid. The control register of the block address area 2 has B2M bit. Setting B2M bit to "0" sets the block address area 2 to addresses 000000H to FFFFFFH. Setting B2M bit to "1" specifies the start address and the address area size as it is in the other block address areas.

(iii) Example of register setting

To set the block address area 1 to 512 bytes from address 110000H, set the register as follows.

MSAR1 Register

bit	7	6	5	4	3	2	1	0
bit Symbol	M1S23	M1S22	M1S21	M1S20	M1S19	M1S18	M1S17	M1S16
Specified value	0	0	0	1	0	0	0	1

M1S23 to M1S16 bits of the memory start address register MSAR1 correspond with addresses A23 to A16.

A15 to A0 are set to "0". Therefore, setting MSAR1 to the above-mentioned value specifies the start address of the block address area 1 to address 110000H.

The start address is set as it is in the other block address areas.

MAMR1 Register

bit	7	6	5	4	3	2	1	0
bit Symbol	M1V21	M1V20	M1V19	M1V18	M1V17	M1V16	M1V15 to 9	M1V8
Specified value	0	0	0	0	0	0	0	1

M1V21 to M1V16 and M1V8 bits of the memory address mask register MAMR1 set whether addresses A21 to A16 and A8 are compared or not. Set the register to "0" to compare, or to "1" not to compare. M1V15 to M1V9 bits set whether addresses A15 to A9 are compared or not with 1 bit. A23 and A22 are always compared.

Setting the above-mentioned compares A23 to A9 with the values set as the start addresses. Therefore, 512 bytes of addresses 110000H to 1101FFH are set as the block address area 1, and compared with the addresses on the bus. If the compared result is a match, the chip select signal CS1 is set to "low".

The other block address area sizes are specified like this.

A23 and A22 are always compared in the block address area 0. Whether A20 to A8 are compared or not is set to the register.

Similarly, A23 is always compared in the block address areas 2 to 5. Whether A22 to A15 are compared or not is set to the register.

Note: When the set block address area overlaps with the built-in memory area, or both 2 address areas overlap, the block address areas are processed according to priority as follows.

Built-in I/O > Built-in memory > Block address area 0 > 1 > 2 > 3 > 4 > 5

Note also that any accessed areas outside the address spaces set by $\overline{\text{CS0}}$ to $\overline{\text{CS5}}$ are processed as the $\overline{\text{CS2}}$ space. Therefore, settings of $\overline{\text{CS2}}$ apply for the control of wait cycles, data bus width, etc., and the $\overline{\text{CS2}}$ signal is output.

(2) Connection memory specification

Setting the BnOM1 to BnOM0 bit of the control register (BnCSH) specifies the memory type to be connected with the block address areas. The interface signal is output according to the set memory as follows.

BnOM1,BnOM0 bit (BnCSH Register)

BnOM1	BnOM0	Function
0	0	SRAM/ROM (Default)
0	1	(Reserved)
1	0	DRAM
1	1	(Reserved)

DRAM is set only in the block address are 1 and 3.

When ROM is selected, the page mode is accessed. It is possible to specify only in the block address area 2.

(3) Data bus width specification

The data bus width is set for every block address areas. The bus size is set by the BnBUS1 and BnBUS0 bits of the control register (BnCSH) as follows.

BnBUS Bit (BnCSH Register)

BnBUS1	BnBUS0	Function
0	0	8-bit bus mode (Default)
0	1	16-bit bus mode
1	0	32-bit bus mode
1	1	Reserved

This way of changing the data bus size depending on the address being accessed is called "dynamic bus sizing". The part where the data is output to is depended on the data size, the bus width and the start address.

Note: Since there is a possibility of abnormal writing/reading of the data if two memories with different bus width are put in consecutive address, do not execute a access to both memories with one command.

Operand data size	Operand start	Memory data size	CDU LI		CPU	data	
(bit)	address	(bit)	CPUaddress	D31 to D24	D23 to D16	D15 to D8	D7 to D0
	4n + 0	8/16/32	4n + 0	xxxxx	xxxxx	xxxxx	b7 to b0
	4n + 1	8	4n + 1	xxxxx	XXXXX	xxxxx	b7 to b0
		16/32	4n + 1	xxxxx	xxxxx	b7 to b0	xxxxx
8	4n + 2	8/16	4n + 2	XXXXX	xxxxx	xxxxx	b7 to b0
		32	4n + 2	xxxxx	b7 to b0	xxxxx	xxxxx
	4n + 3	8	4n + 3	xxxxx	xxxxx	xxxxx	b7 to b0
		16	4n + 3	XXXXX	XXXXX	b7 to b0	XXXXX
		32	4n + 3	b7 to b0	XXXXX	xxxxx	xxxxx
	4n + 0	8	(1) 4n + 0	XXXXX	XXXXX	XXXXX	b7 to b0
		16100	(2) 4n + 1	XXXXX	XXXXX	XXXXX	b15 to b8
	4 4	16/32	4n + 0	XXXXX	XXXXX	b15 to b8	b7 to b0
	4n + 1	8	(1) 4n + 1	xxxxx	XXXXX	xxxxx	b7 to b0
	an an	46	(2) 4n + 2	XXXXX	XXXXX	xxxxx	b15 to b8
		16	(1) 4n + 1	xxxxx	xxxxx	b7 to b0	XXXXX
		- 22	(2) 4n + 2	XXXXX	XXXXX	xxxxx	b15 to b8
16	4n + 2	32 8	4n + 1	xxxxx	b15 to b8	b7 to b0	xxxxx
10	411+2	°	(1) 4n + 2 (2) 4n + 1	XXXXX	XXXXX	xxxxx	b7 to b0
		16	4n + 2	XXXXX	XXXXX	XXXXX	b15 to b8
		32	4n + 2 4n + 2	b15 to b8	b7 to b0	b15 to b8	b7 to b0
	4n + 3	8	(1) 4n + 3			XXXXX	XXXXX
	4.113		(2) 4n + 4	XXXXX	XXXXX	XXXXX	b7 to b0
		16	(1) 4n + 3	XXXXX	XXXXX	b7 to b0	b15 to b8
			(2) 4n + 4	XXXXX	xxxxx	XXXXX	b15 to b8
		32	(1) 4n + 3	b7 to b0	XXXXX	XXXXX	XXXXX
			(2) 4n + 4	xxxxx	XXXXX	xxxxx	b15 to b8
	4n + 0	8	(1) 4n + 0	xxxxx	xxxxx	xxxxx	b7 to b0
		Date:	(2) 4n + 1	xxxxx	xxxxx	xxxxx	b15 to b8
			(3) 4n + 2	xxxxx	xxxxx	xxxxx	b23 to b16
			(4) 4n + 3	xxxxx	xxxxx	xxxxx	b31 to b24
		16	(1) 4n + 0	xxxxx	xxxxx	b15 to b8	b7 to b0
			(2) 4n + 2	xxxxx	xxxxx	b31 to b24	b23 to b16
		32	4n + 0	b31 to b24	b23 to b16	b15 to b8	b7 to b0
	4n + 1	8	(1) 4n + 1	xxxxx	xxxxx	xxxxx	b7 to b0
			(2) 4n + 2	xxxxx	xxxxx	xxxxx	b15 to b8
			(3) 4n + 3	xxxxx	xxxxx	xxxxx	b23 to b16
		16	(4) 4n + 4	XXXXX	XXXXX	XXXXX	b31 to b24
		16	(1) 4n + 1	xxxxx	XXXXX	b7 to b0	xxxxx
			(2) 4n + 2	xxxxx	xxxxx	b23 to b16	b15 to b8
1		32	(3) 4n + 4	XXXXX	XXXXX	XXXXX	b31 to b24
		32	(1) 4n + 1 (2) 4n + 4	b23 to b16	b15 to b8	b7 to b0	XXXXX
32	4n + 2	8	(1) 4n + 2	XXXXX	XXXXX	XXXXX	b31 to b24
	2	9	(1) 4n + 2 (2) 4n + 3	XXXXX	XXXXX	XXXXX	b7 to b0
			(3) 4n + 4	XXXXX	XXXXX	XXXXX	b15 to b8
			(4) 4n + 5	XXXXX	XXXXX	XXXXX	b23 to b16
		16	(1) 4n + 2	XXXXX	XXXXX	b15 to b8	b31 to b24 b7 to b0
			(2) 4n + 4	xxxxx	XXXXX	b31 to b24	b23 to b16
		32	(1) 4n + 2	b15 to b8	b7 to b0	XXXXX	XXXXX
			(2) 4n + 4	xxxxx	xxxxx	b31 to b24	b23 to b16
Î	4n + 3	8	(1) 4n + 3	xxxxx	XXXXX	XXXXX	b7 to b0
	F 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	e4	(2) 4n + 4	xxxxx	xxxxx	xxxxx	b15 to b8
			(3) 4n + 5	xxxxx	xxxxx	xxxxx	b23 to b16
			(4) 4n + 6	xxxxx	xxxxx	XXXXX	b31 to b24
		16	(1) 4n + 3	xxxxx	xxxxx	b7 to b0	XXXXX
			(2) 4n + 4	xxxxx	xxxxx	b23 to b16	b15 to b8
			(3) 4n + 6	xxxxx	xxxxx	xxxxx	b31 to b24
		32	(1) 4n + 3	b7 to b0	xxxxx	xxxxx	xxxxx
			(2) 4n + 4	xxxxx	b31 to b24	b23 to b16	b15 to b8

xxxxx: During a read, data input to the bus is ignored. At write, the bus is at high impedance and the write strobe signal remains non to active.

(4) Wait control

The external bus cycle completes a wait of two states at least (100 ns at 20 MHz). Setting the BnWW2 to BnWW0 and BnWR2 to BnWR0 of the control register (BnCSL) specifies the number of waits in the read cycle and the write cycle. BnWW is set with the same method as BnWR.

BnWW/BnWR Bit (BnCSL register)

BnWW2 BnWR2	BnWW1 BnWR1	BnWW0 BnWR0	Function
0	0	1	2 states (0 wait) access fixed mode
0	1	0	3 states (1 wait) access fixed mode (Default)
11	0	1	4 states (2 wait) access fixed mode
1	1	0	5 states (3 wait) access fixed mode
0	1	1	WAIT pin input mode
	others		(Reserved)

Note: When DRAM is specified as a connecting memory, setting should be 3 states (1 wait) or more. In the case of DRAM access, the WAIT pin input mode cannot be used.

(i) Waits number fixed mode

The bus cycle is completed with the set states. The number of states is selected from 2 states (0 waits) to 5 states (3 waits).


(ii) WAIT pin input mode

This mode samples the WAIT input pins. It continuously samples the WAIT pin sate and inserts a wait if the pin is active. The bus cycle is minimum 2 states. The bus cycle is completed when the wait signal is non-active ("High" level) at 2 states. The bus cycle extends if the wait signal is active at 2 states and more.

BnREC Bit (BnCSH register)

0	No dummy cycle is inserted (default).
1	Dummy cycle is inserted.

• When not inserting a dummy cycle (0 waits)



When inserting a dummy cycle (0 waits)






Figure 3.6.1 Read Cycle when Dummy Cycle is Inserted


- (5) Basic bus timing
 - External read/write bus cycle (0 waits)




• External read/write bus cycle (1 wait)




• External read/write bus cycle (0 waits at WAIT pin input mode)




• External read/write bus cycle (n waits at WAIT pin input mode)



• Example of WAIT input cycle (5 waits)





3.6.4 ROM Control (Page mode)

This section describes ROM page mode accessing and how to set the registers. ROM page mode is set by the page ROM control register.

(1) Operation and how to set the registers

TMP94C241C supports ROM access of the page mode. The ROM access of the page mode is specified only in the block address area 2.

ROM page mode is set by the page ROM control register (PMEMCR). Setting OPGE bit of the PMEMCR register to "1" sets the memory access of the block address area 2 to ROM page mode access.

The number of read cycles is set by the OPWR1, OPWR0 bit of the PMEMCR register.

OPWR1/OPWR0 Bit (PMEMCR register)

OPWR1	OPWR0	Number of cycle in a page
0	0	1 state (n-1-1-1 mode) (n ≥ 2)
0	1	2 states (n-2-2-2 mode) (n ≥ 3)
1	0	3 states (n-3-3-3 mode) (n ≥ 4)
1	1	(Reserved)

Note: Set the number of waits "n" to the control register (BnCSL) in each block address area.

The page size (the number of bytes) of ROM in the CPU side is set to the PR1 and 0 bit of the PMEMCR register. When data is read out until a border of the set page, the controller completes the page reading operation. The start data of the next page is read in the normal cycle. The following data is set to page read again.

PR1/PR0 Bit (PMEMCR register)

RR1	RR0	ROM Page Size
0	0	64 Bytes
0	1	32 Bytes
1	0	16 Bytes (Default)
1	1	8 Bytes

(2) Signal timing pulse

For the signal timing pulse, see "Page ROM Read Cycle" in section 4.3.2.

3.6.5 List of Registers

The memory control registers and the settings are described as follows. For the addresses of the registers, see "Table of Special Function Registers" in section 5.

(1) Control register

The control register is a pair of BnCSL and BnCSH. (n is a number of the block address area.) BnCSL has the same configuration regardless of the block address areas. In BnCSH, only B2CSH which is corresponded to the block address area 2 has a different configuration from the others.

BnCSL(n = 0 to 5)

	7	6	5		4	3	2	1	0
bit Symbol	-	BnWW2	BnWW1	Е	3nWW0	ar a	BnWR	BnWR1	BnWR0
Read/Write			W					w	
After reset	-	0	1		0	-	0	1	0

Note: Read-modify-write is prohibited.

BnWW [2:0] Specifies the number of write waits.

001 = 2 states (0 waits) access 010 = 3 states (1 wait) access 101 = 4 states (2 waits) access 110 = 5 states (3 waits) access

011 = WAIT pin input mode Others = (Reserved)

BnWR [2:0] Specifies the number of read waits.

001 = 2 states (0 waits) access 010 = 3 states (1 wait) access 101 = 4 states (2 waits) access 110 = 5 states (3 waits) access

011 = WAIT pin input mode Others = (Reserved)

Note: When DRAM is specified as a connecting memory, setting should be 3 states (1 wait) or more.

In the case of DRAM access, the WAIT pin input mode cannot be used.

B2CSH

	7	6	5	4	1	3	2	1	0
bit Symbol	B2E	B2M	-	B2REC		B2OM1	B2OM0	B2BUS1	B2BUS0
Read/Write	w	w		w	-	V	v	١	N
After reset	1	0	-	0	-	0	0	0/1	0/1

Note: Read-modify-write is prohibited.

B2E Enable bit

0 = No chip select signal output

1 = Chip select signal output (Default)

Note: After reset release, only the enable bit B2E of B2CS register is valid ("1").

B2M Block address area specification

0 = Sets the block address area of CS2 to addresses 000000H to FFFFFFH. (Default)

1 = Sets the block address area of CS2 to programmable.

Note: After reset release, the block address area 2 is set to addresses 000000H to FFFFFH.

B2REC Sets the dummy cycle for data output recovery time.

0 = Not insert a dummy cycle (Default)

1 = Insert a dummy cycle

B2OM [1:0]

00 = SRAM or ROM (Default)

Others = (Reserved)

B2BUS [1:0] Sets the data bus width

00 = 8 bits (Default)

01 = 16 bits

10 = 32 bits

11 = (Reserved)

Note: The value of B2BUS bit is set according to the state of AM [1:0] pin after reset release.

BnCSH (n = 0,1,3,4,5)

	7	6	5	4		3		2		1		0
bit Symbol	BnE	-	-	BnREC	Br	nOM1	В	BnOM0	В	nBUS1	В	nBUS0
Read/Write	w		======	w		٧	V			1	W	
After reset	0	-	-	0		0		0		0		0

Note: Read-modify-write is prohibited.

BnE Enable bit

0 = No chip select signal output (Default)

1 =Chip select signal

BnREC Sets the dummy cycle for data output recovery time.

0 = Not insert a dummy cycle (Default)

1 = Insert a dummy cycle

BnOM [1:0] Sets the connecting device.

00 = SRAM or ROM (Default)

01 = (Reserved)

10 = DRAM

11 = (Reserved)

Note: DRAM is set only by B1CS and B3CS.

BnBUS [1:0] Sets data bus width.

00 = 8 bits (Default)

01 = 16 bits

10 = 32 bits

11 = (Reserved)

(2) Block address register

A start address and an address area of the block address area are specified by the memory start address register (MSARn) and the memory address mask register (MAMRn). The memory start address register sets all start addresses similarly regardless of the block address areas. The bit to be set by the memory address mask register is depended on the block address area.

MSARn (n = 0 to 5)

	7	6	5	 4	-	3	2	-	1		0
bit Symbol	MnS23	MnS22	MnS21	MnS20		MnS19	MnS18		MnS17	ı	VInS16
Read/Write				R	M	1					
After reset	1	1	1	1		1	1		1		1

MnS [23:16] Sets a start address.

Sets the start address of the block address areas. The bit are corresponding to the addresses A23 to A16.

MAMR0

	7	6	5	4		3	1	2		1	0
bit Symbol	M0V20	M0V19	M0V18	M0V17		M0V16		M0V15		M0V14-9	M0V8
Read/Write				F	·//	/					
After reset	1	1	1	1	1	1		1	-	1	1

M0V [20:8]

Enables or masks comparison of the addresses. M0V20 to M0V8 are corresponding to addresses A20 to A8. The bit of M0V14 to M0V9 are corresponding to addresses A14 to A9 by 1 bit. If "0" is set, the comparison between the value of the address bus and the start address is enabled. If "1" is set, the comparison is masked.

MAMR1

	7	6	5	4	3	2	1	0
bit Symbol	M1V21	M1V20	M1V19	M1V18	M1V17	M1V16	M1V15-9	M1V8
Read/Write				R	w			
After reset	1	1	1	1	1	1	1	1

M1V [21:8]

Enables or masks comparison of the addresses. M1V20 to M1V8 are corresponding to addresses A21 to A8. The bit of M1V15 to M1V9 are corresponding to addresses A15 to A9 by 1 bit. If "0" is set, the comparison between the value of the address bus and the start address is enabled. If "1" is set, the comparison is masked.

MAMRn (n = 2 to 5)

	7.	6	5	4	3	2	1	0
bit Symbol	MnV22	MnV21	MnV20	MnV19	MnV18	MnV17	MnV16	MnV15
Read/Write		•		R	w			-20
After reset	1	1	1	1	1	1	1	1

MnV [22:15]

Enables or masks comparison of the addresses. MnV22 to MnV15 are corresponding to addresses A22 to A15. If "0" is set, the comparison between the value of the address bus and the start address is enabled. If "1" is set, the comparison is masked.

Page ROM control register (PMEMCR)

The page ROM control register sets page ROM accessing. ROM page accessing is executed only in the block address area 2.

	7	6	5	4	3	2	1	0
bit Symbol	ATT.	-	-	OPGE	OPWR1	OPWR0	PR1	PR0
Read/Write	10.77			R/W	R/	w	R	/W
After reset	-	-	-	0	0	0	1	0

OPGE enable bit

0 = No ROM page mode accessing (Default)

1 = ROM page mode accessing

OPWR [1:0] Specifies the number of waits.

 $00 = 1 \text{ state (n-1-1-1 mode) (n } \ge 2) \text{ (Default)}$

 $01 = 2 \text{ states (n-2-2-2 mode) (n } \ge 3)$

 $10 = 3 \text{ states (n-3-3-3 mode) (n } \ge 4)$

11 = (Reserved)

Note: Set the number of waits "n" to the control register (BnCSL) in each block address area

PR [1:0] ROM page size

00 = 64 bytes

01 = 32 bytes

10 = 16 bytes (Default)

11 = 8 bytes

Table 3.6.1 Control Register (1/2)

Symbol	Address	7	6	5	4	3	2	1	0
		-	B0WW2	B0WW1	B0WW0	-	B0WR2	B0WR1	B0WR0
BOCSL	140H			W				W	
		_	0	1	0	-	0	1	0
		BOE	-	_	BOREC	B0OM1	воомо	B0BUS1	B0BUS0
B0CSH	141H	W			w			W	
		0	-	_	0	0	0	0	0
		M0V20	M0V19	M0V18	M0V17	M0V16	M0V15	M0V14-V9	M0V8
MAMR0	142H				R/\	N			
		1	1	1	1	1	1	1	1
		M0S23	M0S22	M0S21	M0S20	M0S19	M0S18	M0S17	M0S16
MSAR0	143H				RΛ	N			
		11	1	1	1	1	1	11	11
			B1WW2	B1WW1	B1WW0	-	B1WR2	B1WR1	B1WR0
B1CSL	144H			W				W	
		400	0	1	0	_	0	1	0
		B1E	-	-	B1REC	B1OM1	B1OM0	B1BUS1	B1BUS0
B1CSH	145H	W			W			w	
		0	-	-	0	0	0	0	0
		M1V21	M1V20	M1V19	M1V18	M1V17	M1V16	M1V15-V9	M1V8
MAMR1	146H			**************************************	R/\	W			
		1	1	1	1	1	1	1	1
		M1S23	M1522	M1S21	M1S20	M1S19	M1518	M1S17	M1S16
MSAR1	147H				R/\	W			
		1	1	1	1	1	11	1	11
			B2WW2	B2WW1	B2WW0	-	B2WR2	B2WR1	B2WR0
B2CSL	148H			W				W	
-00000000000000000000000000000000000000	191 1211-44	17	0	1	0	-	0	1	0
		B2E	B2M	-	B2REC	B2OM1	B2OM0	B2BUS1	B2BUS0
B2CSH	149H	١	N		W			W	
		1	0		0	0	0	0	0
		M2V22	M2V21	M2V20	M2V19	M2V18	M2V17	M2V16	M2V15
MAMR2	14AH				R/\	W			
		1	1	1	1	1	1	1	1
4		M2523	M2S22	M2S21	M2S20	M2S19	M2518	M2S17	M2S16
MSAR2	14BH				R/	W			
		1	1	1	1	1	1	1	1
		-	B3WW2	B3WW1	B3WW0	-	B3WR2	B3WR1	B0WR0
B3CSL	14CH			. w				W	
			0	11	0	-	0	11	0
	50 Jun 190	B3E			B3REC	B3OM1	B3OM0	B3BUS1	B3BUS0
B3CSH	14DH	W			w			W	
		0		-	0	0	0	0	0
1		M3V22	M3V21	M3V20	M3V19	M3V18	M3V17	M3V16	M3V15
MAMR3	14EH				R/				
		1	1	11	1	1	1	11	1
CHEST STORAGE	0.000.000.000.00	M3S23	: M3S22	M3S21	M3S20	M3S19	M3S18	M3S17	M3S16
MSAR3	14FH					<u> </u>			
		1	1	11	1	11	11	11	1
		1-1	B4WW2	B4WW1	B4WW0	<u> </u>	B4WR2	B4WR1	B4WR0
B4CSL	150H		<u> </u>	. W			<u> </u>	W	
		-	0	1	0	-	0	11	0
		B4E	-		B4REC	B4OM1	B4OM0	B4BUS1	B4BUS0
B4CSH	151H	W			W			W	
l .		0	-	-	0	0	0	0	0

Note: Read-modify-write is prohibited for B0CSL to B4CSL and B0CSH to B4CSH registers.

Table 3.6.2 Control Register (2/2)

Symbol	Address	7	6	5	4	3	2	1	0
		M4V22	M4V21	M4V20	M4V19	M4V18	M4V17	M4V16	M4V15
MAMR4	152H				R/\	V			
		1	1	1	1	1	1	1	1
		M4S23	M4S22	M4S21	M4S20	M4S19	M4S18	M4S17	M4S16
MSAR4	153H	New Year		242324	R/	V			
		1	1	1	1	1	1	1	1
			B5WW2	B5WW1	B5WW0	_	B5WR2	B5WR1	B5WR0
B5CSL	154H		:	W				W	
		-	0	1	0	-	0	1	0
		B5E	-	-	B5REC	B5OM1	B5OM0	B5BUS1	B5BUS0
B5CSH	155H	W			W		1	N	
		0	-	i -	0	0	0	0	0
		M5V22	M5V21	M5V20	M5V19	M5V18	M5V17	M5V16	M5V15
MAMR5	156H				R/	w			
		1	1	1	1	1	1	1	1
		M5S23	M5S22	M5S21	M5S20	M5S19	M5S18	M5S17	M5S16
MSAR5	157H				R/	W			
		1	1	1	1	1	1	1	1
		-	-	-	OPGE	OPWR1	OPWR0	PR1	PR0
PMEMCR	166H			:			R/W		v
	2	_	-	-	0	0	0	1	0

Note: Read-modify-write is prohibited for B5CSL and B5CSH registers.

3.6.6 Cautions

If the parasitic capacitance of the read signal (Output enable signal) is greater than that of the chip select signal, it is possible that an unintended read cycle occurs due to a delay in the read signal. Such an unintended read cycle may cause a trouble as in the case of (a) in Figure 3.6.2.




Figure 3.6.2 Read Signal Delay Read Cycle

Example: When using an externally connected Flash E²PROM which uses JEDEC standard commands, note that the toggle bit may not be read out correctly. If the read signal in the cycle immediately preceding the access to the Flash E²PROM does not go high in time, as shown in Figure 3.6.3, an unintended read cycle like the one shown in (b) may occur.




Figure 3.6.3 Flash E²PROM Toggle Bit Read Cycle

When the toggle bit reverses with this unexpected read cycle, TMP94C241C always reads same value of the toggle bit, and cannot read the toggle bit correctly. To avoid this phenomena, the data polling control is recommended.

3.7 DRAM controller

TMP94C241C has a two-channel DRAM controller. In addition, it controls DRAM access, address multiplexed, refresh, etc., as followings.

Mapping area

Block address area 1..... 256 to 4 Mbytes

Block address area 3....... 32K to 8 Mbytes

Memory access mode

4CAS (32-bit bus), 2CAS (16-bit bus), 1CAS (8-bit bus)

Supports the page mode.

• Memory access address length

Selects of 8 to 11 bits.

• Refresh mode

CAS-before-RAS refresh mode

• Refresh interval

Programmable (78 to 384 states)

Refresh cycle width

Programmable (2 to 9 states)

• Self-refresh

Sets the self-refresh mode.

Arbitration between refresh and access

Refresh is prior to access. Wait is automatically inserted to the access cycle.

Operation during bus release

While the bus is released, there is a mode to support only DRAM refresh operation.

The data bus width and the number of waits to access DRAM are set according to the set value to the control register (B1CSH, B3CSH) in the block address are 1 and 3. This wait setting should be 3 states (1 wait) or more. In the case of DRAM access, the WAIT pin input mode cannot be used. The DRAM control register (DRAM0CRL/H, DRAM1CRL/H) and the DRAM refresh control register (DRAM0REF, DRAM1REF) set the other values.

DRAM accessing and refresh are explained with the setting method of the registers.

(1) DRAM access pin

The DRAM accessing is performed by the following pins. The functions of the pins are depended on the connected data bus width. The data bus width is set to the control register (B1CSH, B3CSH) in the block address area 1 and 3.

Note: The 32-bit bus mode is supported only in the channel 1.

Pin Name		Bus Size			
Fili Name	8 bit	16 bit	32 bit		
CS1/RAS0 (P81)	RAS0	RAS0	_		
WE0 (PA4)	WE0	WEO	_		
OE0 (PA2)	OE0	OE0			
UCASO (PA1)	_	UCAS0	-		
CASO/LCASO (PA0)	CASO	LCAS0	_		
CS3/RAS1 (P83)	RAS1	RAS1	RAS1		
WE1 (PB4)	WE1	WE1	WE1		
OE1 (PA3)	OE1	OE1	OE1		
HUCAS1 (PB3)	-	_	HUCAS1		
HLCAS1 (PB2)	-	_	HLCAS1		
UCAS1/LUCAS1 (PB1)		UCAS1	LUCAS1		
CAS1/LCAS1/LLCAS1 (PB0)	CAS1	LCAS1	LLCAS1		

(2) DRAM access control

The DRAM control register (DRAM0CRL/H, DRAM1CRL/H) sets the DRAM access mode. The following explains the operations of the modes and the setting of the register.

(i) Address multiplexing

In TMP94C241C, the internal address multiplexer outputs the row/column address. The multiplexed address lines depend on the bus size: 8 bits or 11 bits.

Setting method

The MUXWn1 and 0 bits of the DRAM control register specify the multiplexed address width. The value set as follows is valid by setting MUXEn bit to "1".

MUXWn

MUXWn1	MUXWn0	Multiplexed address length
0	0	8 bit (default)
0	1	9 bit
1	0	10 bit
1	1	11 bit

The multiplexed access bus size is depended on the data bus width after the multiplexed address width is set.

Column		Row Address													
Address	8 bit multiplexed address length				9 bit multiplexed address length			it multiple dress leng		11 bit multiplexed address length					
(A0~A12 Pins)	8 bit	16 bit	32 bit	8 bit	16 bit	32 bit	8 bit	16 bit	32 bit	8 bit	16 bit	32 bit			
A0	A8		A0	Α9	A0	A0	A10	A0	A0	A11	A0	A0			
A1	A9	A9	A1	A10	A10	A1	A11	A11	A1	A12	A12	A1			
A2	A10	A10	A10	A11	A11	A11	A12	A12	A12	A13	A13	A13			
A3	A11	A11	A11	A12	A12	A12	A13	A13	A13	A14	A14	A14			
A4	A12	A12	A12	A13	A13	A13	A14	A14	A14	A15	A15	A15			
A5	A13	A13	A13	A14	A14	A14	A15	A15	A15	A16	A16	A16			
A6	A14	A14	A14	A15	A15	A15	A16	A16	A16	A17	A17	A17			
A7	A15	A15	A15	A16	A16	A16	A17	A17	A17	A18	A18	A18			
A8	A8	A16	A16	A17	A17	A17	A18	A18	A18	A19	A19	A19			
A9	Α9	A9	A17	Α9	A18	A18	A19	A19	A19	A20	A20	A20			
A10	A10	A10	A10	A10	A10	A19	A10	A20	A20	A21	A21	A21			
A11	A11	A11	A11	A11	A11	A11	A11	A11	A21	A11	A22	A22			
A12	A12	A12	A12	A12	A12	A12	A12	A12	A12	A12	A12	A23			

(ii) Page mode access

The DRAM page mode is accessed by setting the PGEn bit of the DRAM control register to "1".

In the page mode accessing, it is set to the DRAM control register.

Setting method

The number of waits in writing is set to the PnWW1, PnWW0 bits. The number of waits in reading is set to the PnWR1, PnWR0 bits. The setting method is the same as follows.

PnWW/PnWR bits

	PnWW0 PnWR0	Function
0	0	(reserved)
0	1	1 wait (n-2-2-2 mode) (n \ge 3)
1	0	2 wait (n-3-3-3 mode) (n ≥ 4)
1	1	(reserved)

Note: Set the number of waits "n" to the control register (BnCSL) in each block address area.

(iii) DRAM access signal timing

For details of the signal timing pulse, see "DRAM Bus Cycle" in section 4.3.3.

(3) DRAM refresh controller

TMP94C241C support three refresh controls as followings.

- CAS-before-RAS interval refresh
- CAS-before-RAS self-refresh
- Dummy refresh

The DRAM refresh control register (DRAM0REF, DRAM1REF) and the SRFC bit of the DRAM control register control the DRAM refresh operation. The followings explain the setting method and the operations.

(i) CAS-before-RAS interval refresh

In the CAS-before-RAS interval refresh mode, the \overline{RAS} and \overline{CAS} signals which are necessary for DRAM refresh are created according to the refresh interval and the refresh cycle width.

Execution procedure

Setting the RCn bit of the DRAM refresh control register (DRAM0REF, DRAM1REF) to "1" inserts the refresh cycle. The refresh cycle width is set to RWn2 to RWn0 bit, and the refresh cycle insertion interval is set to RSn2 to RSn0 bit. When using DRAM, set to at least three cycles.

The RWn bit is set as follows.

RWn

RW02 RW12	RW01 RW11	RW00 RW10	Refresh cycle width
0	0	0	2 cycle (default)
0	0	1	3 cycle
0	1	0	4 cycle
0	1	1	5 cycle
1	0	0	6 cycle
1	0	1	7 cycle
1	1	0	8 cycle
1	1	1	9 cycle


The refresh insertion interval is set in accordance with the setting of the RSn bit. The refresh cycle insertion interval is set in accordance with the frequency of the system clock as follows.

RSn

RS02	RS01	RS00	Insertion Interval	Clock	Clock Frequency (MHz)					
RS12	RS11	RS10	(cycle)	16.00	19.66	20.00				
0	0	0	78	4.88	3.97	3.90				
0	0	1	154	9.63	7.83	7.70				
0	1	0	188	11.75	9.56	9.40				
0	1	1	226	14.13	11.50	11.30				
1	0	0	246	15.38	12.51	12.30				
1	0	1	302	18.88	15.36	15.10				
1	1	0	308	19.25	15.67	15.40				
1	1	1	384	24.00	19.53	19.20				

(Unit: µs)

• Refresh cycle timing



(ii) CAS-before-RAS self-refresh

The CAS-before-RAS self-refresh (Hereinafter referred as self-refresh mode) used when the clock supplied is stopped by a HALT instruction while refreshing using the CAS-before-RAS interval refresh mode (Hereinafter referred to as interval mode). (To stop clock supplied by a HALT instruction, the standby function is set in the IDLE mode or the STOP mode.)


• Execution procedure

Setting the SFRCn bit of the DRAM control register to "0" during refresh in usual interval mode executes self-refresh.

In the self-refresh mode, the \overline{RAS} and \overline{CAS} signals maintain their low levels after turning to "low", as it is in the interval mode.

When halt is released and the clock is supplied, "1" is set to the SFRCn bit by halt release detector. The self-refresh mode is automatically released. But "1" isn't set in "RUN mode". After the self-refresh mode is released, \overline{RAS} and \overline{CAS} signals turn to "high". The usual refresh is executed to return to the interval refresh mode.

Self-refresh cycle timing




(iii) Dummy refresh

The dummy refresh executes CAS-before-RAS interval refresh successively. The refresh cycle width is fixed to 4 states; the interval, to 6 states.

• Execution procedure

Setting the DMn bit of the DRAM refresh control register (DRAMOREF, DRAM1REF) to "1" generates the dummy refresh. Dummy refresh is released by writing "0" to the DMn bit, by enabling DAM access control, or setting the RCn bit of the DRAM refresh control register to "1" and setting to the interval refresh mode. When dummy refresh mode is released by enabling DRAM access control or by setting the RCn bit of the DRAM refresh control register, the DMn bit is not cleared to 0.

• Cycle timing



(4) Priorities

As the DRAM refresh cycle is asynchronous to the CPU operating cycle, the refresh cycle may overlap with DRAM read and write cycles. If an overlap occurs, the DRAM controller gives priority to the cycle that started first. If the refresh cycle and DRAM access request are generated at the same time, the refresh cycle is given priority. In this case, the DRAM controller automatically inserts wait states in the memory access cycle until the refresh cycle completes.

(5) Refresh in the bus release mode

TMP94C241C has a bus release function. DRAM accessing pins (\overline{RAS} , \overline{CAS}) include two modes; either to release mode (set to high impedance) in the same way as other pins, or to non-release mode (output refresh signals). The BRMn bit of DRAM control register sets these modes.

BRMn

BRM0 BRM1	Bus release mode
0	Releases bus release-only pin (default)
1	Supports only refresh operation

• DRAM accessing pin release mode

When "0" is input to the BRMn bit and the bus release request pin (\overline{BUSRQ}) is set to active, TMP94C241C acknowledges a bus release request. When the current bus cycle completes, TMP94C241C first set the DRAM accessing pins (\overline{RAS} , \overline{CAS}) to high, then turns the output buffer off to set the pins to high impedance. As the refresh cycle is asynchronous to the access cycle, when a refresh request is generated and has to wait, the refresh cycle is generated and the bus is released.

Only one refresh request generated during the bus release is held. The refresh cycle is generated immediately upon return of the bus mastership to TMP94C241C at bus release completion.

• DRAM accessing pin non-release mode

When "1" is input to the BRMn bit, DRAM accessing pins do not release the bus when a bus release request occurs.

The pins continue to operate but support refresh cycles only. In DRAM accessing pin non-release mode, the bus release timing is not affected by refresh requests.

(6) List of registers

The registers to control DRAM controller and the settings are described as follows. For the addresses of the registers, see "Table of Special Function Registers" in section 5.

DRAM can be set to the connecting memory only in the block address area 1 and 3. DRAM0CRL, DRAM0CRH and DRAM0REF control DRAM (Channel 0) in the block address area 1. DRAM1CRL, DRAM1CRH and DRAM1REF control DRMA (Channel 1) in the block address area 3.

DRAMOCRL

	7	6	5	4	3	2	1	0	
bit Symbol	SFRC0	-	BRM0	-	MUXE0 MUXW01 MUXW00		MUXW00	MAC0	
Read/Write	R/W		R/W		R/W	R/W		R/W	
After reset	1	-	0	-	0	0	0	0	

DRAM1CRL

	7	6	5	4	3	2	1	0
bit Symbol	SFRC1	3 -	BRM1	=	MUXE1	MUXW11	MUXW10	MAC1
Read/Write	R/W	3.44.4. 3.44.4r	R/W		R/W	1	R/W	
After reset	1	-	0	-	0	0	0	0

- SFRC0/1 self-refresh control
 - 0 = Self-refresh
 - 1 = No self-refresh
- BRM0/1 bus release mode control
 - 0 = Also releases DRAM pin in bus release mode
 - 1 = Does not release DRAM pin in bus release mode. Supports only refresh.
- MUXE0/1 address multiplex
 - 0 = Disable
 - 1 = Enable (Make this setting when using DRAM.)
- MUXW0/1 [1:0] multiplex address length control
 - 00 = 8 bits
 - 01 = 9 bits
 - 10 = 10 bits
 - 11 = 11 bits
- MAC0/1 enable bit
 - 0 = No DRAM access control
 - 1 = DRAM access control

DRAMOCRH

	7	6	5	4	3	2		1	0
bit Symbol	P0WW1	P0WW0	P0WR1	P0WR0	PGE0	-		-	-
Read/Write	R/	w	R,	w	R/W		11115		
After reset	1	0	1	0	0	-		-	-

DRAM1CRH

	7	6	5	4	3		2	1	0
bit Symbol	P1WW1	P1WW0	P1WR1	P1WR0	PG	E1	-	=	-
Read/Write	R/	w	R/W		R/\	N			
After reset	1	0	1	0	0			-	-

• P0/1WW [1:0] specifies the number of DRAM page mode write waits.

00 = (Reserved)

 $01 = 2 \text{ states (n-2-2-2 mode) (n } \ge 3)$

 $10 = 3 \text{ states (n-3-3-3 mode) (n } \ge 4)$

11 = (Reserved)

Note: Set the number of waits "n" in the corresponding control register (BnCSL).

P0/1WR [1:0] specifies the number of DRAM page mode read waits.

00 = (Reserved)

 $01 = 2 \text{ states (n-2-2-2 mode) (n } \ge 3)$

 $10 = 3 \text{ states (n-3-3-3 mode) (n } \ge 4)$

11 = (Reserved)

Note: Set the number of waits "n" to the control register (BnCSL) in each block address area.

• PGE0/1 page mode access enable

0 = No page mode access

1 = Page mode access

Note: Please set the same value to PGE0 and PGE1.

Setting the different value may occur malfunction.

DRAMOREF

	7	6	5		4		3		2		1	0
bit Symbol	DM0	RS02	RS01		RS00		RW02	Ī	RW01		RW00	RC0
Read/Write	R/W		R/W				R/W					R/W
After reset	0	0	Ó		0	Ī	0		0		0	0

DRAM1REF

	7	6	5	4		3	2	1	0
bit Symbol	DM1	RS12	RS11	RS10		RW12	RW11	RW10	RC1
Read/Write	R/W		R/W			2.0	R/W		R/W
After reset	0	0	0	0	Ī	0	0	0	0

• DM0/1 dummy refresh cycle control

0 = No dummy refresh cycle

1 = Dummy refresh cycle

• RS0/1 [2:0] refresh cycle insertion interval

```
000 = 78 cycles

001 = 154 cycles

010 = 188 cycles

011 = 226 cycles

100 = 246 cycles

101 = 302 cycles

110 = 308 cycles
```

111 = 384 cycles

• RW0/1 [2:0] refresh cycle width

```
000 = 2 cycles

001 = 3 cycles

010 = 4 cycles

011 = 5 cycles

100 = 6 cycles

101 = 7 cycles

110 = 8 cycles

111 = 9 cycles
```

• RC0/1 enable bit

```
0 = No refresh cycle
1 = Refresh cycle
```

(7) Register setting examples

The following shows an example of setting block address space 1 (CS1) with addresses 1000000H to 1FFFFFH (1-Mbyte space), 8-bit data bus width, write 3 states, read 3 states, no dummy cycle for data bus recovery, and 8-bit address multiplex DRAM mode.

```
MSAR1 = 10H
MAMR1 = 3FH
B1CSL = 22H
B1CSH = 88H
DRAMOCRL = 8DH
```

The following shows an example of setting block address space 3 (CS3) with addresses 300000H to 3FFFFFH (1-Mbyte space), 16-bit data bus width, write/read 1 wait, page access, and 10-bit address multiplex DRAM mode.

```
MSAR3 = 30H
MAMR3 = 1FH
B3CSH = 89H
DRAM1CRL = 8DH
DRAM1CRH = 58H
```

Table 3.7.1 List of Registers

Symbol	Name	Address	7	6	5	4	3	2	1	0			
			SFRC0	_	BRM0	-	MUXE0	MUXW01	MUXW00	MAC0			
		1	R/W										
DRAMOCRL Cont			1	_	0		0	0	0	0			
	DRAM 0 Control Register L	160h	Self- refresh 0: Exec. 1: Rele.		Bus release mode control 0: Rele. 1: Not release			Multiplexe address 00: 8bit 01: 9bit 10: 10bit 11: 11bit	d length	memory access control 0: Disable 1: Enable			
	W.	1. 27	P0WW1	P0WW0	P0WR1	P0WR0	PGE0	-	-	-			
			R/W										
	DRAM 0	4 0	1	0	1	0	0	-	-	-			
DRAM0CRH	Control Register H	161h		n-2-2-2 mode) n-3-3-3 mode)	00: (Reserv 01: 1wait (10: 2wait (11: (Reserv	n-2-2-2 mode) n-3-3-3 mode)							
			SFRC1	-	BRM1	-	MUXE1	MUXW11	MUXW10	MAC1			
		1				R/	W						
DRAM1CRL C		1	1	-	0	-	0	0	0	0			
	DRAM 1 Control Register L	162h	Self- refresh 0: Exec. 1: Rele.		Bus release mode control 0: Rele. 1: Not release		address multiplex 0: disable 1: Enable	00: 8bit	ed length	memory access control 0: Disable 1: Enable			
			P1WW1	P1WW0	P1WR1	P1WR0	PGE1	! -	-	-			
					R/W								
	DRAM 1		1	0	1	. 0	. 0	-	-	-			
DRAM1CRH	Control Register H	163h	00: (Reserved)										
			DM0	RS02	RS01	RS00	RW02	RW01	RW00	RC0			
						R/	w						
	DRAM 0		0	0	0	0	0	. 0	0	0			
DRAM0REF	Refresh Control	164h	Dummy cycle 0: Prohibit 1: Execute	000: 001: 1		246 302 308	Refresh cy 000: 2 001: 3 010: 4 011: 5	100: 6 101: 7 110: 8	1	Refresh cycle 0: Not insert 1: insert			
			DM1	RS12	RS11	RS10	RW12	RW11	RW10	RC1			
						R	w						
	DRAM 1		0	0	0	0	0	0	0	0			
DRAM1REF		165h	Dummy cycle 0: Prohibit 1: Execute	Refresh cy 000: 001:	78 100: 2 154 101: 3 188 110: 3	n at 246 302 308	Refresh cy 000: 2 001: 3 010: 4 011: 5	cle width 100: 6 101: 7 110: 8	; ;	Refresh cycle 0: Not insert 1: insert			

3.8 8-Bit Timers

TMP94C241C incorporates four 8-bit timers (timers 0 to 3). Each timer can operate independently or be cascaded to form two 16-bit timers. The 8-bit timers have the following four operating modes.

- 8-bit interval timer mode (4 channels) The above two modes can be combined
- 16-bit interval timer mode (2 channels) \(\int \) (for example, two 8-bit timers and one 16-bit timers)
- 8-bit programmable square wave (PPG: variable cycle, variable duty) output mode (2 channels)
- 8-bit PWM (pulse width modulation: variable duty at fixed cycle) output mode (2 channels)

Figure 3.8.1 is a block diagram for 8-bit timers (timers 0, 1).

Timers 2 and 3, have the same circuit configuration as timers 0 and 1.

Each interval timer consists of an 8-bit up counter, an 8-bit comparator, and an 8-bit timer register. One timer flip-flop each (TFF1, TFF3) is provided for the timer pairs: timers 0 and 1, timers 2 and 3.

Of the input clock sources for interval timers, the ϕ T1, ϕ T4, ϕ T16, and ϕ T256 internal clocks are obtained from the 9-bit prescaler shown in Figure 3.8.2.

The 8-bit timer operating mode and the timer flip-flops are controlled by six control registers (T01MOD, T23MOD, TFFCR, T8RUN, T16RUN, and TRDC).





Figure 3.8.1 8-Bit Timer Block Diagram (Timers 0, 1)

[1] Prescaler

The input to the 9-bit prescaler is the CPU fundamental clock (fc) divided by four (fc/4). The prescaler generates an input clock for the 8-bit timers, the 16-bit timer/event counters, and baud rate generator, for example.

The 8-bit timers can use the following four clock signals: ϕ T1, ϕ T4, ϕ T16, and ϕ T256.

To set the prescaler to count or stop, use timer control register T16RUN<PRRUN>. Setting T16RUN<PRRUN> to "1" starts the count. Clearing <PRRUN> to "0" clears and stops the prescaler. Resetting clears <PRRUN> to "0", and clears and stops the prescaler.



Note: The number in the parenthesis indicates the frequency when TMP94C241C operates is the maximum frequency.




Figure 3.8.2 Prescaler

[2] Up counter

The up counter is an 8-bit binary counter that counts up using the input clock specified by timer 0 and 1 mode registers T01MOD, T23MOD.

The timer 0, 2 input clocks are selected from internal clocks ϕ T1, ϕ T4, and ϕ T16 in accordance with the T01MOD, T23MOD settings.

The timer 1, 3 input clocks vary according to the operating mode. When the up counter is set to 16-bit timer mode, timer 0, 2 overflow output is used as an input clock.

When the up counter is set to other than 16-bit timer mode, two further settings are available: internal clocks $\phi T1$, $\phi T16$, or $\phi T256$ based on the T01MOD, T23MOD settings, and timer 0, 2 comparator output (match detect).

Example: If T01MOD<T01M1:0> is set to "01", the timer 0 overflow output is used as the timer 1 input clock (16-bit timer mode).

If T01MOD<T01M1:0> is "00" and <T1CLK1:0> is "01", ϕ T1 is used as the timer 1 input clock (8-bit timer mode).

The T01MOD, T23MOD registers also set the operating mode. A reset sets the up counter to 8-bit timer mode.

To control the count, stop, and clear functions of each up counter interval timer, use timer control register T8RUN. A reset clears all up counters and stops the timers.

[3] Timer registers

The timer registers are 8-bit registers for setting interval times. When the setting of timer registers TREG0 to TREG3 matches the up counter value, the comparator match detect signal becomes active. If "00H" is set, the match detect signal is activated when the up counter overflows.

Timer registers TREG0, TREG2 have a double-buffer configuration and are paired with a register buffer.

TREG0, 2 enable or disable the double-buffer using timer register double-buffer control register TRDC<TR0/2DE>. Setting <TR0/2DE> to "0" disables the double-buffer; setting <TR0/2DE> to "1" enables the double-buffer.

With the double-buffer enabled, data are transferred from the register buffer to the timer register at a $2^n - 1$ overflow in pulse width modulation (PWM) mode, or at an interval comparison match in programmable pulse generation (PPG) mode.

A reset initializes <TR0/2DE> to "0", disabling the double-buffer. When using the double-buffer, first write data to the timer register and set <TR0/2DE> to "1", then write the following data to the register buffer.




Figure 3.8.3 Timer Register 0/2/4/6 Configuration

Note: The timer register and register buffer are allocated to the same address in memory.

When <TR0/2DE> is set to "0", the same value is written to both the register buffer and the timer register. When <TR0/2DE> is set to "1", the value is written to the register buffer only.

The timer register TREG0, TREG1, TREG2, TREG3 are write only; cannot read data from them.

As the initial values are undefined, when using an 8-bit timer, be sure to write values.

TOSHIBA




Figure 3.8.4 Timer 0/1 Mode Register (T01MOD)





Figure 3.8.5 Timer 2/3 Mode Register (T23MOD)



Note: Read-modify-write is prohibited.

Figure 3.8.6 8-Bit Timer Flip-flop Control Register (TFFCR)

TOSHIBA




Figure 3.8.7 8-Bit Timer Operation Control Register (T8RUN)




Figure 3.8.8 Timer Register Double-Buffer Control Register (TRDC)




Figure 3.8.9 16-Bit Timer Operation Control Register (T16RUN)

Symbol	Address	7	6	5	4	3	2	11	0				
TREG0													
	88h	W											
					Unde	fined							
TREG1													
	89h	W											
		Undefined											
TREG2						•							
	8Ah				٧	V		22					
		Undefined											
						-		tan tage	_				
TREG3	8Bh				٧	٧							
					Unde	fined							

Note: Read-modify-write is prohibited.

Figure 3.8.10 Timer Register

[4] Comparator

The comparator compares the up counter value with the timer register value. If the values match, the comparator clears the up counter to 0 and generates an interrupt (INTTO to INTT3). If the timer flip-flop invert is enabled at this time, the comparator inverts the timer flip-flop value.

[5] Timer flip-flops (timer F/F)

Each interval timer match detect signal (comparator output) inverts the timer flip-flops and outputs the values to timer output pins TO1 (also used as PC0), TO3 (also used as PC1).

One timer flip-flop is provided for a timer pair: TFF1 for timer pair 0, 1; TFF3 for pair 2, 3. TFF1 is output to pin TO1, TFF3 to pin TO3.

TOSHIBA TMP94C2410

The following explains the operation of the 8-bit timers.

(1) 8-bit timer mode

Four interval timers 0 to 3 can be used independently as 8-bit interval timers. As all the timers operate the same, the following describes timer 1 only.

[1] Generating a fixed-interval interrupt

When using timer 1 to generate a timer 1 interrupt (INTT1) for each fixed interval, first halt timer 1, then set the operating mode, input clock, and interval in T01MOD and TREG1. Next, enable INTT1, and start timer 1 counting.

Example: If a timer 1 interrupt is required every 40 μs at fc = 20 MHz, set the registers in the following order:

	MSB			LSB			В			
		7	6	5	4	3	2	1	0	
T8RUN	←	X	X	X	X	-	-	0	-	Stops timer 1 and clears it to "0".
T01MOD	←	0	0	Χ	X	0	1	-	-	Sets 8-bit timer mode and sets the input clock to ϕ T1
										$(0.4 \mu\text{s} \text{at fc} = 20 \text{MHz}).$
TREG1	←	0	1	1	0	0	1	0	0	Sets $40\mu s \div \phi T1 = 100$ (64H) in the timer register.
INTET01	←	X	1	0	1	_	_	-	_	Sets INTT1 to level 5.
T16RUN	←	1	X	Х	X	-	-	_		Starts Prescaler
T8RUN	←	X	Χ	Х	Χ	-	_	1	-	Starts timer 1 counting.

Note: X; Don't care -; No change

For input clock selection, see the following table.

Table 3.8.1 Selecting Interrupt Interval and the Input Clock Using 8-Bit Timer

Input Clock	Interrupt In	Resolution		
φT1 (8/fc)	0.4 μs	to	102.4 μs	0.4 μs
φT4 (32/fc)	1.6 μs	to	409.6 μs	1.6 μs
φT16 (128/fc)	6.4 μs	to	1.639 ms	6.4 μs
φT256 (2048/fc)	102.4 μs	to	26.22 ms	102.4 μs

[2] Generating a square wave with a 50%-duty cycle

Invert the timer flip-flop at fixed intervals and output the timer flip-flop values to the timer output pin (TO1).

Example: To output a square wave from pin TO1 with an interval of $2.4~\mu s$ at fc = 20~MHz, set the registers in the following order. Use either timer 0~or~1. The example shows the register settings for timer 1.




Figure 3.8.11 Square Wave (50% duty) Output Timing Chart

[3] Setting timer 1 to count up at timer 0 match output

Set 8-bit timer mode and set the timer 1 input clock to timer 0 comparator output.




Figure 3.8.12 Timer 1 Count-up due to Matching Output of Timer 0

[4] Output invert by software

The timer flip-flop (timer F/F) value can be inverted independently of timer operation.

For example, writing "00" to TFFCR<TFF1C1:0> inverts the TFF1 value; writing "00" to TFFCR<TFF3C1:0> inverts the TFF3 value.

[5] Timer flip-flop (timer F/F) initialization

The timer flip-flop value can be initialized to "0" or "1" independently of timer operation.

For example, to set TFF1 to 0, write "10" to TFFCR<TFF1C1:0>. To set TFF1 to TFF1, write "01" to TFFCR<TFF3C1:0>.

Note: The timer flip-flop or timer register value cannot be read.

(2) 16-bit timer mode

Timers 0 and 1, 2 and 3 can be paired to configure 16-bit interval timers.

As timers 0 and 1, 2 and 3 operate the same, the following describes timers 0 and 1 only.

To cascade-connect timers 0 and 1 and configure a 16-bit interval timer, set mode register T01MOD<T01M1:0> to "01".

When setting 16-bit timer mode, the input clock for timer 1 is provided by the overflow output of timer 0, irrespective of the clock control register TCLK setting.

Input Clock	Interrupt Interval (fc = 25 MHz)	Resolution
φT1 (8/fc)	0.4 μs to 26.214 ms	0.4 μs
φT4 (32/fc)	1.6 µs to 104.858 ms	1.6 μs
φT16 (128/fc)	6.4 µs to 419.430 ms	$6.4 \mu s$

To set the timer interrupt interval, set the lower 8 bits in timer register TREG0 and the upper 8 bits in TREG1. Be sure to set TREG0 first (as entering data in TREG0 temporarily disables the compare, while entering data in TREG1 starts the compare).

Setting Example: To generate interrupt INTT1 every 0.4 s at fc = 20 MHz, set the following values in timer registers TREG0 and TREG1:

Using ϕ T16 (= 6.4 μ s at 20 MHz) as a timer input clock,

 $0.4 \text{ s} \div 6.4 \text{ } \mu\text{s} = 62500 = \text{F424H}$

Therefore, set TREG1 to F4H, and TREG0 to 24H.

A match between up counter UC0 and TREGO triggers the timer 0 comparator to generate a match detect signal, but does not clear up counter UC0. No interrupt INTTO is generated.

A match between up counter UC1 and TREG1 at comparator timing triggers the timer 1 comparator to generate a match detect signal. When comparator match detect signals for both timer 0 and timer 1 are generated, up counter 0 and up counter 1 are cleared to 0 and interrupt INTT1 only is generated. When invert is enabled, the value of timer flip-flop TFF1 is inverted.

		Timer 0			Timer 1	
	INT TO	TO1	Match Value	INT T1	TO1	Match Value
16-bit timer mode timer 1 counts up on timer 0 overflow	no interrupt generated	output disabled	TREG0 (timer 1 continues counting up at match	interrupt generated	output enabled	TREG1*28 + TREG0 (full 16 bits)
8-bit timer mode timer 1 counts up on timer 0 match	interrupt generated	output enabled (timer 0 or timer 1	TREG0 clear at match	interrupt generated	output enabled (timer 0 or timer 1	TREG1* TREG0 (product)

Example: When TREG1 = 04H, and TREG0 = 80H:





Figure 3.8.13 Timer Output for 16-Bit Timer Mode

(3) 8-bit programmable pulse generation output mode


Timers 0, 2 can output variable frequencies and square waves (pulses) with variable duty. The output pulse can be set to either active low or active high.

Timers 1, 3 cannot be used in this mode.

Timer 0 outputs from pin TO1 (also used as PC0), timer 2 outputs from pin TO3 (also used as PC1).



As timers 0, 2 operate the same, the following describes timer 0 only.







Figure 3.8.14 8-Bit PPG Output Mode Block Diagram


Enabling the TREG0 double-buffer in this mode shifts the register buffer value to TREG0 when TREG1 matches UC0.

Using the double-buffer facilitates output of waveforms with a low duty ratio (when changing the duty).



Register Buffer Operation

Example: Output a 1/4-duty 62.5 kHz-pulse (at fc = 20 MHz)



• Determine the set value in the timer register.

Setting the frequency to 62.5 kHz generates a square wave with a cycle of t=1/62.5 kHz = 16 μs .


Using $\phi T1 = 0.4 \mu s$ (at fc = 20 MHz) results in:

$$16 \mu s \div 0.4 \mu s = 40$$

Accordingly, set timer register 1 (TREG1) to TREG1 = 40 = 28H.

Next, set the duty to 1/4 as follows: $t \times 1/4 = 16 \mu s \times 1/4 = 4 \mu s$

Accordingly, set timer register 0 (TREG0) to TREG0 = 10 = 0AH.



Note: X; Don't care -; No change

(4) 8-bit pulse width modulation (PWM) output mode

Only timers 0, 2 support this mode, which allows up to two pulse width modulation outputs with 8-bit resolution.

For timer 0, PWM is output to pin TO1 (also used as PC0). For timer 2 PWM is output to pin TO3 (also used as PC1).

Timers 1, 3 can be used as 8-bit timers.


As timers 0, 2 operate the same, the following describes timer 0 only.

Timer output is inverted when the up counter UC0 setting and the timer register TREG setting match, or when $2^n - 1$ (T01MOD specifies one of n = 6, n = 7, or n = 8) counter overflow occurs. The up counter UC0 is cleared by the $2^n - 1$ counter overflow.

In 8-bit PWM output mode, the following conditions must be satisfied:

(Timer register setting) < $(2^n - 1 \text{ counter overflow setting})$

(Timer register setting) $\neq 0$







Figure 3.8.15 8-Bit PWM Output Mode Block Diagram


Enabling the TREG0 double-buffer in this mode shifts the register buffer value to TREG0 when 2^n-1 overflow is detected.

Using the double-buffer facilitates output of waveforms with a low duty ratio (when changing the duty).



Register Buffer Operation

Example: Output the following PWM waveform to pin TO1 using timer 0 for fc = 20 MHz:



To realize a PWM interval of $50.8~\mu s$ using $\phi T1 = 0.4~\mu s$ (at fc = 20~MHz)

$$50.8~\mu s \div 0.4~\mu s = 127 = 2^{n} - 1$$

Accordingly, set n = 7.

As the low-level interval is 36.0 $\mu s,$ at $\phi T1$ = 0.4 $\mu s,$

set $36.0 \ \mu s \div 0.4 \ \mu s = 90 = 5AH \ in TREGO$

	MS	В						LS	В	
		7	6	5	4	3	2	1	0	
T8RUN	←	Χ	Χ	Χ	χ	-	-	-	0	Stops timer 0 and clears it to 0.
T01MOD	+	1	1	1	0	-	-	0	1	Sets to 8-bit PWM mode (interval = $2^7 - 1$) and sets the input clock to ϕ T1.
TFFCR	←	-	-	-	-	1	0	1	Χ	Clears TFF1 and sets to invert enable.
TREG0	+	0	1	0	1	1	0	1	0	Writes 5AH.
PCCR	+	X	X	Χ	Χ	Χ	Χ	-	1	Sets PC0 to TO1.
PCFC	←	X	X	Χ	X	X	X	-	1	
T16RUN	←	1	X	X	X	-	-	-	-	Starts prescaler
T8RUN	←	X	X	Χ	X	-	-	-	1	Starts timer 0 counting.
Note: X	; Do	n't	ca	are		- ;	N	0 (hange	

Table 3.8.3 Setting PWM Interval and 2ⁿ – 1 Counter

	PWM Interval (at fc = 20 MHz)										
	φ	T1	φ	Т4	φT	16					
26 – 1	25.2 μs	(39.7 kHz)	100.8 μs	(9.92 kHz)	403.2 μs	(2.48 kHz)					
2 ⁷ – 1	50.8 μs	(19.6 kHz)	203.2 μs	(4.92 kHz)	810 μs	(1.23 kHz)					
28 – 1	102 μs	(9.80 kHz)	408 μs	(2.45 kHz)	1.63 ms	(0.61 kHz)					

(5) Table 3.8.4 shows the settings for all 8-bit timer modes.

Table 3.8.4 Setting Register for All Timer Modes

Timer Mode (for 8-bit timer x 2 channels)	Mode T01M (T23M)	PWM0 (PWM2)	Upper Timer Input Clock T1CLK (T3CLK)	Lower Timer Input Clock TOCLK (T2CLK)	Invert Select FF1IS (FF3IS)
16-bit timer (full 16 bits) × 1ch	01		-	(¢T1, 4, 16)	-
8-bit timer (8-bit × 8-bit mode × 1ch) (inputs lower timer comparator output to upper timer)	00	-	00	(¢T1, 4, 16)	0: lower timer 1: upper timer
8-bit timer × 2ch	00	_	(φT1, 16, 256)	(φT1, 4, 16)	0: lower timer 1: upper timer
8-bit PPG × 1ch	10	_	2	(¢T1, 4, 16)	
8-bit PWM × 1ch (lower) 8-bit timer × 1ch (upper)	11	PWM interval	(φT1, 16, 256)	(φT1, 4, 16)	A) -

3.9 16-Bit Timers

TMP94C241C incorporates four multi-function 16-bit timer/event counters (timers 4, 6, 8, and A).

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) output mode
- Frequency measurement mode
- Pulse width modulation (PWM) mode
- Time differential measurement mode

The timer/event counters have a 16-bit up counter, two 16-bit timer registers (one with a double-buffer configuration), two 16-bit capture registers, two comparators, capture input control, and timer flip-flops and accompanying F/F control circuit.

The timer/event counter is controlled by four control registers: T4MOD/T6MOD/T8MOD/TAMOD, T4FFCR/T6FFCR/T8FFCR/TAFFCR, T16RUN and T16CR.

Figure 3.9.1 to Figure 3.9.4 is a block diagram of a 16-bit timer/event counter (timer 4, 6, 8, A).




Figure 3.9.1 16-Bit Timer Block Diagram (Timer 4)




Figure 3.9.2 16-Bit Timer Block Diagram (Timer 6)




Figure 3.9.3 16-Bit Timer Block Diagram (Timer 8)




Figure 3.9.4 16-Bit Timer Block Diagram (Timer A)






Figure 3.9.5 16-Bit Timer Mode Control Register (T4MOD)



Note: Read-modify-write is prohibited.

Figure 3.9.6 16-Bit Timer 4 F/F Control (T4FFCR)

EQ5T4: When up counter and TREG5 match EQ4T4: When up counter and TREG4 match



CAP7T7: When up counter value is loaded to CAP7 EQ7T7: When up counter and TREG7 match

Figure 3.9.7 16-Bit Timer Mode Control Register (T6MOD)




Figure 3.9.8 16-Bit Timer 6 F/F Control (T6FFCR)






Figure 3.9.9 16-Bit Timer Mode Control Register (T8MOD)



Note: Read-modify-write is prohibited.

Figure 3.9.10 16-Bit 8 F/F Control (T8FFCR)

CAP9T8: When up counter value is loaded to CAP9 CAP8T8: When up counter value is loaded to CAP8 EQ9T8: When up counter and TREG9 match EQ8T8: When up counter and TREG8 match



CAPBTB: When up counter value is loaded to CAPB EQBTB: When up counter and TREGB match

Figure 3.9.11 16-Bit Timer Mode Control Register (TAMOD)




Figure 3.9.12 16-Bit Timer A F/F Control (TAFFCR)




Figure 3.9.13 16-Bit Timer Operation Control Register (T16RUN)




Figure 3.9.14 16-Bit Timer (4, 6, 8, A) Control Register (T16CR)

Symbol	Address	7	6	5	4	3	2	1	0
TREG4L	90h								
TREG4L	9011				Unde				
TREG4H	TREG4H 91h								
					Unde				
TREG5L	92h								
	52				Unde				
TREG5H	93h				v				
-	-				Unde				
TREG6L	A0h				V				
	1000000				Unde				
						•			
TREG6H	A1h				V				
	-			-	Unde				
TREG7L	A2h			10-2-27	V				
					Unde				
A SECOND PROPERTY.	72000								
TREG7H	A3h					V			
	-				Unde	-			
TREG8L	B0h					V			
	200				Unde				
						-			
TREG8H	B1h					V	100 000		
					Unde	-			
TREG9L	B2h					V			
					Unde	fined			
						-			
TREG9H	B3h					V fined			
						- Tinea			
TREGAL	COh	- (4)				V			
						fined			
						-			
TREGAH	C1h	W Undefined							
						-			
TREGBL	C2h				V	N			
		1				fined			12.00
						-			
TREGBH	C3h	<u> </u>				N .			
					Unde	fined			

Figure 3.9.15 Timer Register

Symbol	Address	7	6	5	4	3	2	1	0
					-				
CAP4L	94h				Unde				
					Unde	inea			
САР4Н	95h				F	}			
					Unde				
					ű .	-			
CAP5L	96h					?			
					Unde	fined			
CARELL	97h					₹		p= = ===	
CAP5H	9/11			<u> </u>	Unde				
			-		Onde	-			
CAP6L	A4h				ı	₹			
	Cathon I				Unde	fined			
					37				
CAP6H	A5h					3			
					Unde	fined			
CAP7L	A6h					- R			
CAP/L	Aon					fined			-17
						-			
САР7Н	A7h					R			
-5-311147107	3				Unde	fined			
CAP8L	B4h					R			
						fined			
CAP8H	B5h					R			
2.27031.284.10						fined			
		No. 1				-			
CAP9L	B6h					R			
					Unde	fined			
САР9Н	D71-					R			
САРЭН	B7h	-				rfined			
						-			
CAPAL	C4h					R			
Salar Salar Salar					Unde	efined			
						-			
CAPAH	C5h					R			
	-					efined			
CAPBL	C6h					R			
CAFBL	Con					efined			
	ļ								
САРВН	C7h					R			
1+000245 5,6550000	VALUE (10)					efined			

Figure 3.9.16 Capture Register

[1] Up counter

The up counter is a 16-bit binary counter that counts up using the input clock specified by 16-bit timer mode control registers T4MOD<T4CLK1:0>, T6MOD<T6CLK1:0>, T8MOD<T8CLK1:0> and TAMOD<TACLK1:0>.

The input clock is selected from internal clocks $\phi T1$, $\phi T4$, and $\phi 16$ output from the 9-bit prescaler (shared with the 8-bit timers), or the external clocks output from pin TI4 (also used as PD1/INT4), pin TI6 (also used as PD5/INT6), pin TI8 (also used as PE1/INT8), and pin TIA (also used as PE5/INTA). A reset initializes <T4CLK1:0>/<T8CLK1:0>/<T9CLK1:0>/<TACLK1:0> to "00", selecting an external input clock on pin TI4/TI6/TI8/TIA as the input clock.

To control the count, stop, and clear functions for the counter, use timer control register T16RUN<T4RUN, T6RUN, T8RUN, TARUN>.

If up counter clearing is enabled, up counter UC4/UC6/UC8/UCA is cleared to 0 when up counter UC4/UC6/UC8/UCA matches timer register TREG6/TREG7/TREG9/TREGB. The clear enable/disable is set with T4MOD<CLE>, T6MOD<CLE>, and TAMOD<CLE>.

When clear disable is set, the counter operates as a free-running counter.

[2] Timer registers

Each timer has two internal 16-bit registers for setting counter values. When the value set in the timer register matches the value of the up counter UC4/UC6/UC8/UCA, the comparator match detect signal is activated.

Setting data for both H and L timer registers (TREG4L/H, TREG5L/H, TREG6L/H, TREG7L/H, TREG8L/H, TREG9L/H, TREG9L/H, TREG8L/H, TREG8L/H) is always needed. For example, either using the 2-byte data load instruction, or the 1-byte data load instruction twice; first to write data to the lower 8 bits, then to write data to the upper 8 bits.

Timer registers TREG4, TREG6, TREG8, and TREGA have a double-buffer configuration and are paired with a register buffer. Timer registers TREG4/TREG6/TREG8/TREGA enable/disable the double-buffer function using timer control register T16CR<DB4EN, DB6EN, DB8EN, DBAEN>. Setting <DB4EN, DB6EN, DB8EN, DBAEN> to 0 disables the double-buffer; setting <DB4EN, DB8EN, DBAEN> to 1 enables the double-buffer.

With the double-buffer enabled, data are transmitted from the register buffer to the timer register at a match between up counter UC4/UC6/UC8/UCA and timer register TREG5/TREG9/TREGB.

A reset initializes T16CR<DB4EN, DB6EN, DB8EN, DBAEN> to "0", disabling the double-buffer. When using the double-buffer, write data to the timer register and set <DB4EN, DB6EN, DB8EN, DBAEN> to "1", then write the next data to the register buffer.

TREG4/TREG6/TREG8/TREGA and the register buffer are allocated to the same addresses in memory (000090H, 000091H/0000A0H, 0000A1H/0000B0H, 0000B1H/0000C0H, 0000C1H).

When <DB4EN, DB6EN, DB8EN, DBAEN> is set to "0", the same value is written to TREG4/TREG6/TREG8/TREGA and to their respective register buffers. When <DB4EN, DB6EN, DB8EN, DBAEN> is set to "1", the value is written to the register buffers only. Therefore, disable the register buffers before writing the initial values to the timer registers.

As the timer registers are undefined after a reset, be sure to write data to the upper and lower registers before using the timers.

[3] Capture register

The capture register is a 16-bit register for latching the up counter value.

Data in the capture registers should be read all 16 bits.

When reading the capture register, use the 2-byte data load instruction, or the 1-byte data load instruction twice; first to read data from the lower eight bits, then to read data from the upper eight bits.

[4] Capture input control

The capture input control circuit controls the timing to latch the up counter UC4/UC6/UC8/UCA value to capture registers CAP4, CAP5/CAP6, CAP7/CAP8, CAP9/CAPA, CAPB.

Set the capture register latch timing using T4MOD<CAP45M1:0>/T6MOD <CAP67M1:0>/T8MOD<CAP89M1:0>/TAMOD<CAPABM1:0>.

• When T4MOD<CPA45M1:0>/T6MOD<CAP67M1:0>/T8MOD<CAP89M1:0>/DAMOD <CAPABM1:0> = "00",

the capture function is disabled. Resetting disables the capture function.

• When T4MOD<CPA45M1:0>/T6MOD<CAP67M1:0>/T8MOD<CAP89M1:0>/DAMOD <CAPABM1:0> = "01",

On the TI4 (also used as PD1/INT4)/TI6 (also used as PD5/INT6)/TI8 (also used as PE1/INT8)/TIA (also used as PE5/INTA) input rising edge, the up counter value is loaded to capture register CAP4/CAP6/CAP8/CAPA. On the TI5 (also used as PD2/INT5)/TI7 (also used as PD6/INT7)/TI9 (also used as PE2/INT9)/TIB (also used as PE6/INTB) input rising edge, the up counter value is loaded to capture register CAP5/CAP7/CAP9/CAPB (Time differential measurement).

• When T4MOD<CPA45M1:0>/T6MOD<CAP67M1:0>/T8MOD<CAP89M1:0>/DAMOD <CAPABM1:0> = "10",

On the TI4/TI6/TI8/TIA input rising edge, the up counter value is loaded to capture register CAP4/CAP6/CAP8/CAPA. On the input falling edge, the up counter value is loaded to capture register CAP5/CAP7/CAP9/CAPB. In this mode only, interrupt INT4/INT6 is generated on a falling edge (Pulse width measurement).

• When T4MOD<CPA45M1:0>/T6MOD<CAP67M1:0>/T8MOD<CAP89M1:0>/DAMOD <CAPABM1:0> = "11",

On the timer flip-flop TFF1 rising edge, the up counter value is loaded to capture register CAP4/CAP6/CAP8/CAPA. On the falling edge, the up counter value is loaded to capture register CAP5/CAP7/CAP9/CAPB.

The up counter value can also be loaded to a capture register on a software request. When "0" is written to T4MOD<CAP4IN>/T6MOD<CAP6IN>/T8MOD<CAP8IN>/TAMOD<CAPAIN>, the up counter value at that time is loaded to capture register CAP4/CAP6/CAP8/CAPA. The prescaler must be set to RUN (set T16RUN<PRRUN> to "1").

[5] Comparator

A 16-bit comparator compares the up counter UC4/UC6/UC8/UCA value with the value set in the timer register (TREG4, TREG5/TREG6, TREG7/TREG8, TREG9/TREGA, TREGB) to detect a match.

On detection of a match, the comparator generates interrupt INTTR4/INTTR5, INTTR6/INTTR7, INTTR8/INTTR9, INTTRA/INTTRB. Only a match with TREG5/TREG7/TREG9/TREGB clears up counter UC4/UC6/UC8/UCA. (Setting T4MOD<CLE>/T6MOD<CLE>/T8MOD<CLE>/TAMOD<CLE> to "0" disables UC4/UC6/UC8/UCA clearing.)

[6] Timer flip-flop (TFF4/TFF6/TFF8/TFFA)

This flip-flop is inverted by a match detect signal from the comparator and a latch signal to the capture register.

Enable or disable the invert for each interrupt source using T4FFCR<CAP5T4, CAP4T4, EQ5T4, EQ4T4>/T6FFCR<CAP7T6, CAP6T6, EQ7T6, EQ6T6>/T8FFCR<CAP9T8, CAP8T8, EQ9T8, EQ8T8>/TAFFCR<CAPBTA, CAPATA, EQBTA, EQATA>.

To invert TFF4/TFF6/TFF8/TFFA write "00" to T4FFCR <TFF4C1:0>/T6FFCR<TFF6C1:0>/T8FFCR<TFF8C1:0>/TAFFCR<TFFAC1:0>. Writing "01" sets TFF4/TFF6/TFF8/TFFA to 1; "10" clears TFF4/TFF6/TFF8/TFFA to 0.

The TFF4/TFF6, TFF8, TFFA value can be output to timer output pin TO4 (also used as PD0)/TO6 (also used as PD4)/TO8 (also used as PE4).

[7] Timer flip-flop (TFF7/TFFB)

This flip-flop is inverted by a match detect signal between up counter UC6/A and timer register TREG7/B, and a latch signal to capture register CAP7/B.

Enable or disable the invert for each interrupt source using T6MOD<CAP7T7, EQ7T7>/TAMOD<CAPBTB, EQBTB>.

To invert TFF7/B, write "00" to T6FFCR<TFF7C1:0>/TAFFCR<TFFBC1:0>. Writing "01" sets TFF7/B to 1; "10" clears TFF7/B to 0.

The TFF7/B value can be output to timer output pin TO7 (also used as PC3)/TOB (also used as PC1).

Note: Only timer 6 and timer A contains this flip-flop (TFF7/TFFB).

(1) 16-bit timer mode

Timers 4, 6, 8, and A operate independently. As both timers operate the same, the following describes timer 4 only.

Example: Generate fixed-interval interrupts

Set an interval time in timer register TREG5 and generate interrupt INTTR5.

```
76543210
T16RUN ← - X X X - - - 0
                                    Stop timer 4.
INTET45 ← X 1 0 0 X 0 0 0
                                    Enables INTTR5 (set to level 4) and disables INTTR4.
T8FFCR + 1 1 0 0 0 0 1 1
                                    Disables trigger.
T8MOD

    X X 1 0 0 1 * *

                                    Sets input clock to an internal clock, and disables
              (** = 01, 10, 11)
                                    capture function.
TREG5
                                    Sets interval time.
                                    (16 bits)
T16RUN ← 1 X X X - - - 1
                                    Starts timer 4.
```

Note: X; Don't care -; No change

(2) 16-bit event counter mode

Setting external clock TI4/TI6/TI8/TIA as an input clock in 16-bit timer mode results in an event counter. To obtain a counter value, load the counter value into a capture register using "software capture" and read the captured value from the capture register.

The counter counts up at the TI4/TI6/TI8/TIA input rising edge.

The TI4/TI6/TI8/TIA pin is also used as PD1/INT4, PD5/INT6, PE1/INT8, PE5/INTA.

As timers 4, 6, 8, and A operate the same, the following describes timer 4 only.

```
7 6 5 4 3 2 1 0
T16RUN ← - X X X - - - 0
                                    Stop s timer 4.
PDCR
                                    Sets PD1 to input mode.
INTET45 + X 1 0 0 X 0 0 0
                                    Enables INTTR5 (level 4) and disables INTTR4.
T4FFCR + 1 1 0 0 0 0 1 1
                                    Disables trigger.
T4MOD
         ← X X 1 0 0 1 0 0
                                    Sets input clock to TI4.
TREG5
                                    Sets the count (16 bits).
T16RUN ← 1 X X X - - - 1
                                    Starts timer 4.
```

Note: Set the prescaler to RUN when using a 16-bit counter as an event counter.

(3) 16-bit programmable pulse generation (PPG) output mode

As timers 4, 6, 8, and A operate the same, the following describes timer 4 only.

To enter PPG mode, set the device to invert timer flip-flop TFF4 and output the TFF4 value from the TO4 pin (also used as PD0) at a match between up counter UC4 and the TREG4/TREG5 register value.

The following condition must be satisfied: (TREG4 setting) < (TREG5 setting).




Figure 3.9.17 Programmable Pulse Generation (PPG) Output Waveform

Enabling the TREG4 double-buffer in this mode shifts the value of register buffer 4 to TREG4 when TREG5 matches UC4. Using the double-buffer facilitates output of waveforms with a low duty ratio.




Figure 3.9.18 Register Buffer Operation

The following is a block diagram of this mode.




Figure 3.9.19 16-Bit PPG Mode Block Diagram

(4) Capture function application example

As timers 4, 6, 8, and A operate the same, the following describes timer 4 only.

The following features of the 16-bit timer can be enabled or disabled as required: loading of up counter UC4 value to capture registers CAP4 and CAP5, inversion of timer flip/flop TFF4 on a match detect signal from comparators CP4 and CP5, and outputting of TFF4 to pin TO4. Many functions can be obtained by combining these features with interrupts. For example:

- [1] One-shot pulse output from the external trigger pulse
- [2] Frequency measurement
- [3] Pulse width measurement
- [4] Time differential measurement

[1] One-shot pulse output from external trigger pulse

Set up counter UC4 to free-running using internal clock input. Input the external trigger pulse from pin TI4, and load the up counter value to capture register CAP4 on the TI4 input rising edge (set T4MOD<CAP45M1:0> to "01").

On the TI4 input rising edge, add the value of capture register CAP4 at interrupt INT4 (c) to the delay time (d), and set timer register TREG4 to the sum of these values (c + d). Add the pulse width of the one-shot pulse (p) to TREG4, and set TREG5 to the result (c + d + p). On interrupt INT4, set register T4FFCR<EQ5T4, EQ4T4> to "enable the inversion of timer flip-flop TFF4 only when the up counter matches with TREG4 or TREG5". On interrupt INTTR5, disable the inversion of timer flip-flop TFF8.





Figure 3.9.20 One-shot Pulse Output (with delay)

Setting Example: On pin TI4, output a 2ms one-shot pulse with a 3ms-delay after an external trigger pulse.

Main setting



Settings at INT4

Settings at INTTR5

Note: X; Don't care -; No change

If delay time is not required, invert timer flip-flop TFF4 by loading to capture register 4 (CAP4). Set timer register TREG5 to the sum of the one-shot pulse width (p) and the value of CAP4 at interrupt INT4 (c) (c + p). Enable TFF4 invert on match between TREG5 and up counter UC4. On interrupt INTTR5, disable the timer flip-flop TFF4 invert.




Figure 3.9.21 One-shot Pulse Output (No delay)

[2] Frequency measurement

This mode is used to measure the frequency of the external clock. Input the external clock on pin TI4 and measure its frequency with the 8-bit timers (timers 0:1) and the 16-bit timer/event counter (timer 4).

Set the TI4 input as the timer 4 input clock, and load the value of up counter UC4 to capture register CAP4 when timer flip/flop TFF4 of the 8-bit timer (timer 0:1) rises, and to capture register CAP5 when timer flip/flop TFF4 falls.

The frequency is determined from the difference between capture registers CAP4 and CAP5 at the 8-bit timer interrupts (INTT0 or INTT1).




Figure 3.9.22 Frequency Measurement

For example, if TFF1 is set to "1" for 0.5~s by the 8-bit timers, and the difference between CAP4 and CAP5 is 100, the frequency is $100 \div 0.5~[s] = 200~[Hz]$.

[3] Pulse width measurement

This mode is used for measuring the "high" level width of an external pulse. Input the external pulse through pin TI4 and set the 16-bit timer/event counter to free-running count-up using an internal clock. Load the up counter UC4 value into capture register CAP4 and CAP5 on the rising and falling edge respectively of the external pulse. Interrupt INT4 is generated on the falling edge of pin TI4.

The pulse width can now be determined according to the difference between CAP4 and CAP5, and the internal clock interval.

For example, if the difference between CAP4 and CAP5 is 100 and the internal clock interval is $0.8 \mu s$, the pulse width is $100 \times 0.8 \mu s = 80 \mu s$.




Figure 3.9.23 Pulse Width Measurement

Note: Only in pulse width measurement mode where T4MOD<CAP45M1:0> = "10", external interrupt INT4 is generated at the falling edge of pin TI4. In other modes, external interrupt INT4 is generated at the rising edge.

Determine the "low" level width at the second INT4 using the difference between the value of C5 at the first interrupt and the value of C4 at the second interrupt.

[4] Time differential measurement

This mode measures the time difference between the rising edge of the external pulses input to pins TI4 and TI5.

Set the 16-bit timer/event counter (timer 4) to free-running count-up using an internal clock. When a rising edge is detected in the pulse on pin TI4, the up counter UC4 value is loaded into capture register CAP4 and interrupt INT4 is generated.

Similarly, when a rising edge is detected in the pulse on pin TI5, the up counter UC4 value is loaded into capture register CAP5 and interrupt INT5 is generated.

When the up counter values are loaded to CAP4 and CAP5, the time difference can be determined from the difference between CAP4 and CAP5.




Figure 3.9.24 Time Differential Measurement

(5) Phase output mode

Set the up counter UC4/6/8/A to free-running and output a signal with any phase differential. As timers 4, 6, 8, and A operate the same, the following describes timer 6 only.

A match between up counter UC6 and TREG6 or TREG7 inverts TFF6 or TFF7 respectively, and outputs the invert values to TO6 and TO7 respectively.





Figure 3.9.25 Phase Output

The following table shows the interval (counter overflow time) of the above waveform output.

	16 MH	Ηz	20 MHz
φ T 1	32.77 r	ns	26.214 m
φ T4	131.07 r	ns	104.856 ms
¢Τ16	524.29 r	ns	419.424 ms

3.10 Serial Channel

TMP94C241C features two built-in serial input/output channels. The serial channel operating modes are as follows:



Parity bits can be added in modes 1 and 2. Mode 3 has a wake up function to start slave controllers using serially linked master controllers (multi-controller system).

Figure 3.10.1 shows the data formats (for one frame) in each mode.




Figure 3.10.1 Data Formats

Serial channel buffer registers temporarily hold data to be transmitted or received (full-duplex), allowing independent transmission and reception.

Note that in I/O interface mode, the serial clock (SCLK) is shared between reception and transmission (half-duplex).

The buffer register for reception features a double-buffer configuration to prevent overrun error; an extra frame holds data until the data are read by the CPU. That is, a receive buffer holds the data already received, while the buffer register receives the next frame of data.

By using $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ (as no $\overline{\text{RTS}}$ pin is provided, a pin in any port must be controlled by software), it is possible to halt data transmission until the CPU reads the data received after each frame (handshake function).

In UART mode, a check function prevents data receive operations from starting due to erroneous start bits being generated by noise or other interference on the line. The channel starts receiving data only when the start bit is detected as normal in at least two of three samplings.

When the transmit buffer is empty, an INTTX interrupt is generated to request the CPU to supply the next data to transmit. When the receive buffer has data to be read by the CPU, an INTRX interrupt is generated.

When an overrun error, parity error, or framing error is detected at data reception, the corresponding flag <OERR, PERR, FERR> is set in the control register (SC0CR/SC1CR) of the relevant serial channel.

Serial channels 0 and 1 have a dedicated baud rate generator, which can set any baud rate by dividing the frequency of internal input clocks (ϕ T0, ϕ T2, ϕ T8, and ϕ T32) from the 9-bit prescaler (shared with 8/16 bit timers) by a value between 1 and 16.

In addition to the clock from the internal baud rate generator, an arbitrary baud rate can be obtained from the external clock input (SCLK0/1). Moreover, in I/O interface mode, a sync signal (SCLK0/1) can be input and data transfer performed using this external clock.

3.10.1 Control Registers

Each serial channel is controlled by three control registers (SC0CR, SC0MOD, and BR0CR for channel 0). Transmit/receive data are stored in a register in each channel (SC0BUF for channel 0).

TOSHIBA






Figure 3.10.2 Serial Mode Control Register (SC0MOD, Channel 0)



Note 1: SC1CR (D5H) is provided for channel 1.

Note 2: As the error flags are all cleared after reading, when testing with a bit test instruction, test more than just a single bit.

Figure 3.10.3 Serial Control Register (SC0CR, Channel 0)




Note 1: BR1CR (D7H) is provided for channel 1.

Note 2: To use the baud rate generator, set T16RUN<PRRUN> to "1" and run the prescaler.

Note 3: The baud rate generator frequency can be divided by 1 in UART mode only. Do not use this setting in I/O interface mode.

Figure 3.10.4 Baud Rate Generator Control Register (BR0CR, Channel 0)



Note: Read-modify-write is prohibited.

Figure 3.10.5 Serial Transmit/Receive Register (SC0BUF, Channel 0)






Figure 3.10.6 Serial Mode Control Register (SC1MOD, Channel 1)



Note: As the error flags are all cleared after reading, when testing with a bit test instruction, test more than just a single bit.


Figure 3.10.7 Serial Control Register (SC1CR, Channel 1)



Note 1: To use the baud rate generator, set T16RUN<PRRUN> to "1" and run the prescaler.


Note 2: The baud rate generator frequency can be divided by 1 in UART mode only. Do not use this setting in I/O interface mode.

Figure 3.10.8 Baud Rate Generator Control Register (BR1CR, Channel 1)



Note: Read-modify-write is prohibited.

Figure 3.10.9 Serial Transmit/Receive Buffer Register (SC1BUF, Channel 1)



Note: Read-modify-write is prohibited.

Figure 3.10.10 Port F Function Register (PFFC)

3.10.2 Configuration

Figure 3.10.11 is a block diagram of serial channel 0. Serial channel 1 has the same circuit configuration.




Figure 3.10.11 Serial Channel 0 Block Diagram

[1] Baud rate generator

The baud rate generator is a circuit to generate the transmission clock signals that control the serial channel transmission rate.

The baud rate generator input clock is one of ϕ T0 (4/fc), ϕ T2 (16/fc), ϕ T8 (64/fc), or ϕ T32 (256/fc) from the 9-bit prescaler that the baud rate generator shares with the timers.

Bits 5 and 4 <BR0CK1:0>/<BR1CK1:0> of the baud rate generator control register (BR0CR/BR1CR) select the input clock.

The baud rate generator features a built-in 4-bit divider. Set the transmission rate by dividing the frequency by 1 to 16 using the divider.

Baud rates using the baud rate generator are determined as follows:

• UART mode

$$Baud\ rate = \frac{Baud\ rate\ generator\ input\ clock}{Baud\ rate\ generator\ divisor} \div 16$$

• I/O interface mode

$$Baud\ rate = \frac{Baud\ rate\ generator\ input\ clock}{Baud\ rate\ generator\ divisor} \div 2$$

The relationship between the input clock and the source clock (fc) is:

$$\phi T0 = 4/fc$$

$$\phi T2 = 16/fc$$

$$\phi T8 = 64/fc$$

$$\phi T32 = 256/fc$$

Accordingly, with the source clock set to 19.6608 MHz, when ϕ T2 (16/fc) is selected as input clock and the divisor is 8, the baud rate in UART mode is:

Baud rate =
$$\frac{\text{fc/16}}{8} \div 16$$

= $19.6608 \times 10^6 \div 16 \div 8 \div 16 = 9600 \text{ (bps)}$

Table 3.10.1 shows examples of the baud rates in UART mode.

In UART mode, the serial channels use 8-bit timer 2 to obtain the baud rate. Table 3.10.2 shows examples of baud rates using timer 2.

Moreover, the external clock input can also be used as the serial clock. The baud rate in this case is determined as follows.

Baud rate = External clock input ÷ 16

Table 3.10.1 UART Mode Baud Rate Selection (1) (Using baud rate generator)

Unit: kbps

fc [MHz]	Divisor Input Clock	φT0 (4/fc)	φT2 (16/fc)	φT8 (64/fc)	φT32 (256/fc)
18.432000	15	19.2000	4.800	1.200	0.300
19.660800	8	38.400	9.600	2.400	0.600
1	16	19.200	4.800	1.200	0.300

Note: In I/O interface mode, the transmission rate is eight times the values shown in this table.

Table 3.10.2 UART Mode Baud Rate Selection (2) (Using timer 2 input clock φT1)

Unit: kbps

TREG2 fc	20 MHz	19.6608 MHz	16 MHz
01H			
02H		76.8	62.5
03H			
04H		38.4	31.25
05H	31.25		
06H		2477	
08H		19.2	
0СН			
10H		9.6	

Baud rate calculation (using timer 2):

Transmission rate: =
$$\frac{1c}{TREG2 \times 8 \times 16}$$

(Where timer 2 input clock is ϕ T1)

Input clocks for timer 0

 ϕ T1 = 8/fc

 ϕ T4 = 32/fc

 ϕ T16 = 128/fc

Note: In I/O interface mode, the timer 2 match signal cannot be used as a transmission clock.

[2] Serial clock generator circuit

This circuit generates the transmit/receive basic clock.

In I/O Interface mode

In SCLK output mode where SCOCR/SC1CR<IOC> is set to "0", the basic clock (SIOCLK) is generated by dividing the output of the baud rate generator by 2.

In SCLK input mode where SC0CR/SC1CR<IOC> is set to "1" the basic clock is derived from the rising or falling edge of the SCLK input, as determined by the setting of the SC0CR/SC1CR<SCLKS> register.

In universal asynchronous receiver transmitter (UART) mode

Basic clock SIOCLK is selected from one of the following depending on the setting of the <SC1:0> bits of the SC0MOD or SC1MOD register: the clock from the baud rate generator, internal clock ϕ 1 (500 kbps at fc = 16 MHz), a match detect signal from timer 2, or an external clock.

[3] Receive counter

The receive counter is a 4-bit binary counter that counts by the SIOCLK clock and is used in universal asynchronous receiver transmitter (UART) mode. Sixteen cycles of SIOCLK are used to receive one bit of data. The data are sampled three times: at the 7th, 8th, and 9th clock cycles.

The data received are checked by the majority rule applied to the three samples. For example, if the sampled data bits are 1, 0, 1 at the 7th, 8th, and 9th clock cycles respectively, the data are determined as "1". If the samplings are 0, 0, 1, the data received are determined as "0".

[4] Receive control section

• In I/O Interface mode

In SCLK output mode where SC0CR/SC1CR<IOC> is set to "0", the RXD0/1 pin is sampled at the rising edge of the shift clock output on the SCLK0/1 pin. In SCLK input mode where SC0CR/SC1CR<IOC> is set to "1", the RXD0/1

pin is sampled at the rising or falling edge of SCLK input as determined by the setting of the SCOCR/SC1CR<SCLKS> register.

• In universal asynchronous receiver transmitter (UART) mode

The receive control section has a circuit for detecting the start bit by the majority rule. If two or more 0s are detected among three samples, the circuit recognizes the bit as a start bit and begins receiving. Data being received are also checked by the majority rule.

[5] Receive buffer

The receive buffer has a double-buffer configuration to prevent overrun error. Receive buffer 1 (a shift register buffer) stores the data received bit by bit. When the receive buffer contains seven or eight bits of data, the data are transferred to receive buffer 2 (SC0BUF/SC1BUF), generating interrupt INTRX0/INTRX1.

The CPU reads only receive buffer 2 (SC0BUF/SC1BUF). Data can be stored in receive buffer 1 even before the CPU reads receive buffer 2.

However, receive buffer 2 must be read before all bits of the next data unit are received by buffer 1. Otherwise, an overrun error occurs and the contents of receive buffer 1 are lost, although the contents of receive buffer 2 and SC0CR <RB8>/SC1CR<RB8> are preserved. Reading receive buffer 2 (SC0BUF/SC1BUF) clears interrupt request flags INTRX0<IRX0C> and INTRX1<IRX1C>.

In 8-bit UART mode with parity added, the parity bit is stored in SC0CR<RB8>/SC1CR<RB8>. In 9-bit UART mode, the MSB is stored in SC0CR<RB8>/SC1CR<RB8>.

Setting SC0MOD
<WU>/SC1MOD
<WU> to "1" in 9-bit UART mode enables the slave controller wakeup. Only when SC0CR
RB8>/SC1CR<RB8> is set to 1, interrupt INTRX0/INTRX1 is generated.

[6] Transmit counter

The transmit counter is a 4-bit binary counter for use in universal asynchronous receiver transmitter (UART) mode. Like the receive counter, the transmit counter counts by the SIOCLK clock, generating transmission clock TXDCLK every 16 clock cycles.




Figure 3.10.12 Transmission Clock Generation

[7] Transmit control section

• In I/O interface mode

In SCLK output mode where SC0CR/SC1CR<IOC> is set to "0", the data in the transmit buffer is output bit by bit to the TXD0/1 pin at the rising edge of the shift clock output on the SCLK0/1 pin.

In SCLK input mode where SC0CR/SC1CR<IOC> is set to "1", the data in the transmit buffer is output bit by bit to the TXD0/1 pin at the rising or falling edge of SCLK input as determined by the setting of the SC0CR/SC1CR <SCLKS> register.

In universal asynchronous receiver transmitter (UART) mode

When the CPU writes data in the transmit buffer, transmission begins from the next rising edge of the TXDCLK, generating transmission shift clock TXDSFT.

Handshake Function

The serial channels use the $\overline{\text{CTS}}$ pin to transmit data in units of frames, thus preventing an overrun error. Use SC0MOD/SC1MOD<CTSE> to enable or disable the handshake function.

When $\overline{\text{CTS}}$ goes high, data transmission is halted after the completion of the current transmission and is not restarted until $\overline{\text{CTS}}$ returns to low. An INTTX0 interrupt is generated to request the CPU for the next data to transmit. When the CPU writes the data to the transmit buffer, processing enters standby mode.

An RTS pin is not provided, but a handshake function can easily be configured if the receiver sets any port assigned to the RTS function to high (in the receive interrupt routine) after data receive, and requests the transmitter to temporarily halt transmission.





Figure 3.10.13 Handshake Function



Notes 1: When the $\overline{\text{CTS}}$ signal rises during transmission, transmission of the next data frame halts after transmission of the current data frame is complete.

Notes 2: Transmission begins at the first TXDCLK clock falling edge after the $\overline{\text{CTS}}$ signal falls.

Figure 3.10.14 CTS (Clear to Send) Signal Timing

[8] Transmit buffer

Transmit buffer (SC0BUF/SC1BUF) shifts out and transmits the transmit data written by the CPU, beginning with the least significant bit, using the transmission shift clock (TxDSFT) generated by the transmission control section. When all bits are shifted out, the empty transmit buffer generates interrupt INTTX0/INTTX1.

[9] Parity control circuit

When serial channel control register SC0CR<PE>/SC1CR<PE> is set to "1", data are transmitted and received with parity. However, parity can be added only in 7-bit or 8-bit UART mode. The SC0CR<EVEN>/SC1CR<EVEN> register selects even/odd parity.

At transmission, the parity control circuit automatically generates parity according to the data written in the transmit buffer (SC0BUF/SC1BUF). In 7-bit UART mode, the parity bit is stored in SC0BUF<TB7>/SC1BUF<TB7> prior to transmission. In 8-bit UART mode, parity is stored in SC0MOD<TB8>/SC1MOD<TB8> prior to transmission. Set both <PE> and <EVEN> before writing the transmit data in the transmit buffer.

At receiving, data are first shifted into receive buffer 1. The parity control circuit automatically generates parity according to the data transferred to receive buffer 2 (SC0BUF/SC1BUF). In 7-bit UART mode, the generated parity is compared with the received parity in SC0BUF<RB7>/SC1BUF<RB7>. In 8-bit UART mode, the generated parity is compared with the received parity in SC0CR <RB8>/SC1CR<RB8>. If the parities differ, a parity error occurs and the SC0CR <PERR>/SC1CR<PERR> flag is set.

[10] Error flags

Three error flags improve the reliability of data reception.

1. Overrun error <OERR>

When all bits of the next data frame have been received in receive buffer 1 while valid data are stored in receive buffer 2 (SCBUF0/1), an overrun error occurs.

2. Parity error <PERR>

The parity generated according to the data shifted into receive buffer 2 (SCBUF0/1) is compared with the parity bit received from the RxD pin. If the parities are not equal, a parity error occurs.

3. Framing error <FERR>

The stop bit of data received is sampled three times around the center. If the majority of the samples are "0", a framing error occurs.

[11] Signal generation timing

1) In UART mode

Receive

Mode	9 Bit	8 Bit + Parity	8 Bit, 7 Bit + Parity, 7 Bit	
Interrupt generation timing	Center of last bit (bit 8)	Center of last bit (parity bit)	Center of stop bit	
Framing error generation timing	Center of stop bit	Center of stop bit	Center of stop bit	
Parity error generation timing	_	Center of last bit (parity bit)	←	
Overrun error Center of last bit (bit 8)		Center of last bit (parity bit)	Center of stop bit	

Note: In 9-bit and 8-bit + parity mode, interrupts coincide with the ninth bit pulse. Thus, when servicing the interrupt, it is necessary to wait for a 1-bit period (to allow the stop bit to be transferred) to allow checking for a framing error.

Transmit

Mode	9 Bit	8 Bit + Parity	8 Bit, 7 Bit + Parity, 7 Bit
Interrupt generation timing	Immediately before stop bit is sent	←	←

2) In I/O interface mode

Transmission interrupt	SCLK output mode	Immediately after rise of last SCLK signal (See Figure 3.10.17)			
generation timing	SCLK input mode	Immediately after rise of last SCLK signal (rising mode), immediately after fall in falling mode (See Figure 3.10.18)			
Receive interrupt generation timing	SCLK output mode	When received data are transferred to receive buffer 2 (SC0BUF/SC1BUF) (immediately after final SCLK) (See Figure 3.10.19)			
	SCLK input mode	When received data are transferred to receive buffer 2 (SC0BUF/SC1BUF) (immediately after final SCLK) (See Figure 3.10.20)			

3.10.3 Operation

(1) Mode 0 (I/O interface mode)

This mode is used to increase the number of I/O pins for transmitting or receiving data to an external shift register or other external destinations.

This mode consists of SCLK output mode for outputting a synchronous clock (SCLK), and SCLK input mode for inputting a synchronous clock (SCLK) from an external source.




Figure 3.10.15 Example of SCLK Output Mode Connection




Figure 3.10.16 Example of SCLK Input Mode Connection

[1] Transmission

In SCLK output mode, each time the CPU transmits data to the transmit buffer, eight data bits are output from the TXD0/1 pin, and a synchronous clock signal is output from the SCLK0/1 pin. When all data are output, INTES0<ITX0C>/INTES1<ITX1C> is set, generating interrupt INTTX0/1.




Figure 3.10.17 Data Transmission in I/O Interface Mode (SCLK output mode)

In SCLK input mode, 8-bit data are output from TXD0/1 pin when SCLK input becomes active while data are written in the transmission buffer by CPU.

When all data are output, INTES0<ITX0C>/INTES1<ITX1C> is set, generating interrupt INTTX0/1.




Figure 3.10.18 Data Transmission in I/O Interface Mode (SCLK input mode)

[2] Receiving

In SCLK output mode, whenever the CPU reads the received data and clears the receive interrupt flag INTES0<IRX0C>/INTES1<IRX1C>, a synchronous clock is output from the SCLK0/1 pin and the next data frame is shifted to receive buffer 1. When an 8-bit data frame has been received, it is transferred to receive buffer 2 (SC0BUF/SC1BUF), and INTES0<IRX0C>/INTES1<IRX1C> is set again, generating interrupt INTRX0/1.




Figure 3.10.19 Data Receive in I/O Interface Mode (SCLK output mode)

In SCLK input mode, if SCLK is input after the CPU reads the received data and clears the receive interrupt flag INTES0<IRX0C>/INTES1<IRX1C>, the next data frame is shifted into receive buffer 1. When an 8-bit data frame is received, the data are shifted to receive buffer 2 (SC0BUF/SC1BUF) and INTES0<IRX0C>/INTES1<IRX1C> is set again, generating interrupt INTRX0/1.




Figure 3.10.20 Data Receive in I/O Interface Mode (SCLK input mode)

Note: To receive data in either SCLK input mode or SCLK output mode, first enable receive (SC0MOD/SC1MOD<RXE> = "1").

(2) Mode 1 (7-bit UART mode)

Setting the serial channel mode register SC0MOD<SM1:0>/SC1MOD<SM1:0> to "01" specifies 7-bit UART mode.

A parity bit can be added in this mode. Enable or disable the addition of a parity bit by the serial channel control register SC0CR<PE>/SC1CR<PE> bit. With <PE> set to "1" (parity enabled), select even or odd parity using SC0CR<EVEN>/SC1CR<EVEN>.

Example: When data are transmitted in the following format, the control registers are set as follows. The example shows channel 0.



```
76543210
PFCR
                              Sets PF0 as TxD0 pin.
       ← - - X - - - X 1
PFFC
                                Sets 7-bit UART mode.
SCOMOD + X 0 - X 0 1 0 1
SCOCR + X 1 1 X X X 0 0
                                Adds even parity.
BROCR + 0 X 1 0 1 0 0 0
                                Sets transmission rate to 2400 bps.
T16RUN ← 1 X - - - -
                                Starts prescaler for baud rate generator.
INTES0 ← X 1 0 0 - - - -
                                Enables interrupt INTTX0 and sets interrupt level 4.
SC0BUF ← * * * * *
                                Sets transmit data.
```

Note: X; Don't care -; No change

(3) Mode 2 (8-bit UART mode)

Setting serial channel mode register SC0MOD<SM1:0>/SC1MOD<SM1:0> to "10" selects 8-bit UART mode. A parity bit can be added in this mode. Enable or disable the addition of a parity bit by the serial channel control register SC0CR<PE>/SC1CR <PE> bit. With <PE> set to "1" (parity enabled), select even or odd parity using SC0CR <EVEN>/SC1CR<EVEN>.

Example: When data are transmitted in the following format, the control registers are set as follows. The example shows channel 0.



Main routine settings:

```
7 6 5 4 3 2 1 0

PFCR ← - - - - - - 0 - Sets PF1 (RxD0) as input pin.

SC0MOD ← - 0 1 X 1 0 0 1 Sets 8-bit UART mode and enables reception.

SC0CR ← X 0 1 X X X 0 0 Adds odd parity.

BR0CR ← 0 X 0 1 1 0 0 0 Sets transmission rate to 9600 bps.

T16RUN ← 1 X - - - - - - Starts prescaler for baud rate generator.

INTES0 ← - - - - X 1 0 0 Enables interrupt INTRX0 and sets interrupt level 4.
```

Interrupt routine processing example:

```
Acc ← SCOCR AND 00011100 } Checks for errors.

if Acc ≠ 0 then ERROR

Acc ← SCOBUF Reads data received.
```

Note: X; Don't care -; No change

(4) Mode 3 (9-bit UART mode)


Setting the serial channel mode register SC0MOD<SM1:0>/SC1MOD<SM1:0> to "11" selects 9-bit UART mode. A parity bit cannot be added in this mode.

At transmission, the most significant bit (9th bit) is written to <TB8> of the serial channel mode register. At receiving, the most significant bit is saved in <RB8> of the serial channel control register.

When data are written to or read from the buffer, the most significant bit is always read or written first, followed by the SC0BUF/SC1BUF register.

Wake up Function

In 9-bit UART mode, select the slave controller wake up function by setting SC0MOD<WU>/SC1MOD<WU> to "1". Interrupt INTRX0/INTRX1 is generated only when <RB8> is set to 1.




Note: Set, in the ODE register, the TXD pin of the slave controller to open drain output mode.

Figure 3.10.21 Serial Link with Wakeup Function

Protocol

- [1] Configure the master controller and all slave controllers to 9-bit UART mode.
- [2] Set the SC0MOD<WU>/SC1MOD<WU> bit of each slave controller to "1" to enable data reception.
- [3] The master controller transmits one frame with the most significant bit (bit 8) <TB8> set to "1". This frame contains the 8-bit select code of a slave controller.




- [4] The slave controllers receive the above data frame. The slave controller whose select code matches the select code in the data frame received clears its WU bit to 0.
- [5] The master controller transmits data frames with most significant bit (bit 8) <TB8> set to "0" to the specified slave controller (the controller whose SC0MOD<WU>/SC1MOD<WU> bit is cleared to 0).



- [6] The slave controllers not specified (the controllers whose <WU> bit is set to "1") ignore the received data as interrupt INTRX0/INTRX1 is not generated when the most significant bit (bit 8) <RB8> remains cleared to 0 (when data are transmitted).
 - The specified slave controller (the slave controller whose <WU> bit is set to "0") can transmit data informing the master controller of the termination of a transmission.

Setting example: When linking two slave controllers serially with the master controller using internal clock $\phi 1$ as the transmission clock.



As serial channels 0 and 1 have the same operation in this mode, the following describes channel 0 only.

• Setting of master controller

Main routine:

```
      PFCR
      ← - - - - - - 0 1
      PFFC
      ← X - - - X - 1 1
      Sets PF0 as TxD pin, and PF1 as RxD pin.

      INTESO ← X 1 0 0 X 1 0 1
      Enables interrupt INTTX0 and sets interrupt level to 4.

      Enables interrupt INTRX0 and sets interrupt level to 5.

      SCOMOD ← 1 0 1 0 1 1 1 0
      Sets to 9-bit UART mode and sets φ1 as transmission clock.

      SCOBUF ← 0 0 0 0 0 0 0 1
      Sets select code for slave controller 1.
```

INTTX0 interrupt routine:

```
SCOMOD \leftarrow 0 - - - - - - Sets TB8 to 0.

SCOBUF \leftarrow * * * * * * * * * Sets transmit data.
```

• Setting of slave controller1

Main routine:

											Sets PF0 as TxD pin (open drain output), and PF1 as RxD
PFFC	\leftarrow	_	Х	_	_	Х	_	1	1	ſ	pin.
INTES0	\leftarrow	Х	1	0	1	Х	1	1	0		Enables INTTX0 and INTRX0.
SC0MOD	←	0	0	1	1	1	1	1	0		Sets to 9-bit UART mode, sets φ1 (fc/2) as transmission clock, and sets <wu> to "1".</wu>

Interrupt INTRX0 routine:

```
Acc \leftarrow SCOBUF

If Acc = select code (01H)

Then \leftarrow - - - 0 - - - Clears <WU> to 0.

SCOMOD
```

3.11 Analog/Digital Converter

TMP94C241C incorporates a high-speed, high-precision 10-bit analog/digital converter (AD converter) with 8-channel analog input.

Figure 3.11.1 is a block diagram of the AD converter. The 8-channel analog input pins (AN0 to AN7) are also used as input-only port G pins and can be also used as input ports.




Figure 3.11.1 Block Diagram for DA Converter

TOSHIBA




Figure 3.11.2 AD Control Register (1/2)




Figure 3.11.3 AD Control Register (2/2)

4		7	6	5	4	3	2	1	0				
ADREG04L	Bit Symbol	ADR01	ADR00		-	-	-	_	_				
(0120H)	Read/Write				R								
	After Reset	Unde	fined	-	-	-	-	-	-				
	Function	Lower 2 bi	ts of AD res	ult for AN0	or AN4 are	stored.	N 55						
			-										
ADDECUAL		7	6	5	4	3	2	1	0				
ADREG04H (0121H)	Bit Symbol	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02				
	Read/Write	R											
	After Reset	Undefined											
	Function	Upper 8 bits of AD result for AN0 or AN4 are stored.											
		7	6	5	4	3	2	1	0				
ADREG15L (0122H)	Bit Symbol	ADR11	ADR10	-	-	-	-	-	-				
(012211)	Read/Write				R								
	After Reset	Unde	fined	-	-	-	-	-	-				
	Function	Lower 2 bits of AD result for AN1 or AN5 are stored.											
		7	6	5	4	3	2	1	0				
ADREG15H (0123H)	Bit Symbol	ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12				
(0.20.1)	Read/Write				F	V							
	After Reset				Unde	fined							
	Function	Upper 8 bi	ts of AD re	sult for AN1	or AN5 are	stored.							

Note: The result registers are used both as AN0 and AN4, AN1 and AN5, AN2 and AN6, and AN3 and AN7. They are stored in ADREG04, ADREG15, ADREG26, and ADREG37.




Figure 3.11.4 AD Conversion Result Register (ADREG04, ADREG15) (1/2)




Figure 3.11.5 AD Conversion Result Register (ADREG26, ADREG37) (2/2)

3.11.1 Operation

(1) Analog reference voltage

The high analog reference voltage is applied to the VREFH pin, and the low analog reference voltage is applied to the VREFL pin.

The reference voltage between VREFH and VREFL is divided by 1024 (using ladder resistance) and compared with the analog input voltage for AD conversion.

The switch between VREFH and VREFL can be turned off by writing 0 to ADMOD2<VREFON>.

When $\langle VREFON \rangle = 0$, before the conversion can start, must be written to $\langle VREFON \rangle$ and a 3 µs period must be allowed so that the internal reference voltage can stabilize (regardless of fc) before 1 is written to ADMOD1 to $\langle ADS \rangle$.

(2) Analog input channels

The analog input channel is selected by ADMOD2<ADCH2:0>. However, the channel which should be selected depends on the operation mode of the AD converter.

In fixed analog input mode, one channel is selected out of eight pins, AN0 to AN7, by <ADCH2:0>

In analog input channel scan mode, the number of channels to be scanned is specified by ADMOD2<ADCH2:0>, e.g., AN0 only, AN0 \rightarrow AN1, AN0 \rightarrow AN1 \rightarrow AN2, AN0 \rightarrow AN1 \rightarrow AN3, AN4 \rightarrow AN5, AN4 \rightarrow AN5 \rightarrow AN6 or AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7.

When reset the AD conversion channel register will be initialized to ADMOD2<ADCH2:0> = 000, so that the AN0 pin is selected.

The pins which are not used as analog input channels can be used as ordinary input port pins for port G.

(3) Starting AD conversion

AD conversion starts when 1 is written to the AD conversion register ADMOD1<ADS>. When conversion starts, the conversion busy flag ADMOD1<ADBF>, which indicates that conversion is in progress, is set to 1.

(4) AD conversion mode

Both fixed AD conversion channel mode and conversion channel scan mode include two conversion modes; single and repeat conversion mode.

In fixed channel repeat mode, conversion of the specified single channel is executed repeatedly.

In scan repeat mode, scanning is executed repeatedly.

The AD conversion mode is selected by ADMOD1<REPET, SCAN>.

(5) AD conversion speed selection

There are four AD conversion speed modes. The selection is made by the ADMOD2<SPEED1:0> register.

When reset, <SPEED1:0> is initialized to 00, selecting 160-state conversion mode (8 µs at 20 MHz).

(6) AD conversion end and interrupt

AD conversion single mode

When AD conversion of the specified channel has finished (in fixed channel conversion mode) or when AD conversion of the last channel has finished (in channel scan mode), ADMOD<EOCF> is set to 1, the ADMOD<ADBF> flag is reset to 0, and the INTAD interrupt is generated.

• AD conversion repeat mode

For both fixed conversion channel mode and conversion channel scan mode, INTAD should be disabled in repeat mode. Always set INTEOAD to 000, to disable the interrupt request.

Write 0 to ADMOD1<REPET> to terminate repeat mode. Repeat mode will be exited as soon as the conversion in progress is completed.

(7) Storing the AD conversion result

The results of AD conversion are stored in the registers ADREG04 to ADREG37 for each channel. The result registers are used as AN0 and AN4, AN1 and AN5, AN2 and AN6 and AN3 and AN7.

However, the contents of the registers do not indicate which channel's data has been converted.

In repeat mode, the registers are updated as soon as conversion ends.

ADREG04 to ADREG37 are read-only registers.

(8) Reading the AD conversion result

The results of AD conversion are stored in the registers ADREG04 to ADREG37.

When the one of the registers ADREG04, ADREG15, ADREG26 or ADREG37 are read, ADMOD1<EOCF> is cleared to 0.

Setting example: [1] When the analog input voltage on the AN3 pin is AD-converted at 160-state speed and the result is transferred to the memory address 0100H by the AD interrupt INTAD routine.

Main setting

```
INTEOAD ← X 1 0 0 - - - - Enable INTAD and set interrupt level 4.

ADMOD2 ← 1 X 0 0 X 0 1 1 Specify AN3 pin as an analog input channel and ADMOD1 ← X X 0 X X 0 0 1 start AD conversion in 160-atate speed mode.
```

INTAD routine

WA	← ADREG37	Read ADREG37L and ADREG37H values and write
		to WA (16bits).
WA	>> 6	Right-shift WA six times and write 0 in upper bits.
(000	100H)← WA	Write contents of WA in memory at 0100H

[2] When the analog input voltage of the four pins AN4 to AN7 are AD converted at 320-state speed and the channel is set to scan and repeat mode.

Main setting

Note: X; Don't care -; No change

3.12 8-Bit Voltage Output-type DA Converter

TMP94C241C incorporates a 2-channel, 8-bit resolution DA converter with the following features.

- String resistor method buffer output-type 8-bit resolution DA converter with two internal channels
- Registers DAREG0 and DAREG1 to control the analog voltage output

Figure 3.12.1 is a block diagram of the DA converter.




Figure 3.12.1 DA Converter Block Diagram




Figure 3.12.2 DA Converter Registers

3.12.1 Operation

When DA converter drive register DADRV<DA1DR, DA0DR> is set to "1", the internal DA converter converts digital values in DA converter registers DAREG1 or DAREG0 to analog values, and outputs these values as voltages from pins DAOUT1 and DAOUT0. Figure 3.12.2 shows the relationship between input data and output voltage.

As a reset clears <DA1DR> and <DA0DR> to "0", DAOUT1 and DAOUT0 pins output High-Z (Note). After a reset, DAREG1 and DAREG0 are undefined. To output the relevant analog value using the DA converter, write input data in DAREG1 and DAREG0, then write "1" to the DADRV bit of the channel to be used. Be sure to write data to DAREG1 and DAREG0 first. If, after a reset, DADRV is set to "1" before the input data are written to DAREG1 and DAREG0, DAREG1 and DAREG0 are undefined, and the converter outputs undefined analog values.

If the HALT instruction is executed after specifying STOP mode (WDMOD<HALTM1:0> = "01"), the DAOUT0/DAOUT1 pin outputs High-Z regardless of the DADRV or DAREG setting.

Example: Set DAREFH = Vcc, DAREFL = GND.

	7 6 5 4 3 2 1 0	NETWORK IN AND ADDRESS OF THE PARTY OF THE P
DAREG1	+ 1 1 1 1 1 1 1 1	Writes FFH. DAOUT1 = $Vcc \times \frac{255}{256} = Vcc$
DAREG0	← 1 0 0 0 0 0 0 0	Writes 80H. DAOUT0 = $Vcc \times \frac{128}{256} = \frac{Vcc}{2}$
DADRV	← X X X X X X 1 1	Outputs DAOUT1/DAOUT0.
DAREG1	← 1 0 0 0 0 0 0 0	Writes 80H. Outputs Vcc / 2 to DAOUT1.
DAREG0	÷1111111	Writes FFH. Outputs Vcc to DAOUT0.

Note: If the miss operation should occur because the DAOUT1 and DAOUT0 terminals are High-Z, connect both terminals to ground via a 100 k Ω pull-down resistor.

3.13 Watchdog Timer (Runaway detection timer)

TMP94C241C incorporates a watchdog timer for detecting runaways.

The watchdog timer (WDT) returns the CPU to its normal state after the watchdog timer detects the start of a CPU malfunction (Runaway) due to noise, for example. When the watchdog timer detects a runaway, it generates a non-maskable interrupt to notify the CPU of the runaway and outputs a "0" signal from the watchdog timer out pin (WDTOUT) to notify any peripheral devices of the runaway.

3.13.1 Configuration

Figure 3.13.1 is a block diagram of the watchdog timer (WDT).




Figure 3.13.1 Watchdog Timer Block Diagram

The watchdog timer is a 22-step binary counter, which uses ϕ (2/fc) as the input clock.

The WDMOD register selects the output of one of four binary counters: 2^{16} /fc, 2^{18} /fc, 2^{20} /fc, or 2^{22} /fc. Overflow from the selected counter generates a watchdog timer interrupt and outputs a signal to the watchdog timer out pin.

As a result of watchdog timer overflow, the watchdog timer out pin (\overline{WDTOUT}) outputs "0", which can be used as a reset signal for peripheral devices.

Clearing the watchdog timer (writing the clear code (4EH) to the WDCR register) sets the WDTOUT pin to "1". In normal mode, the WDTOUT pin continually outputs "0" until the clear code is written to the WDCR register.




Figure 3.13.2 Watchdog Timer Output During Overflow

3.13.2 Control Registers

The watchdog timer (WDT) is controlled by three control registers: WDMOD, WDCR and CLKMOD.

(1) Watchdog timer mode register WDMOD

[1] Setting watchdog timer detection time <WDTP>

This 2-bit register is used to set the watchdog timer interrupt time for detecting runaways. At reset, this register is initialized to "00" (WDMOD<WDTP1:0> is set to "00"), setting a detection time of 2¹⁶/fc [s]. (The number of states is approximately 32,768.)

[2] Watchdog timer enable/disable control <WDTE>

At reset, the WDMOD<WDTE> bit is initialized to "1", enabling the watchdog timer.

Disabling the watchdog timer requires both clearing WDTE to 0 and writing disable code B1H in the WDCR register. This two-step process makes it difficult for a runaway to disable the watchdog timer.

To return from the disable state to the enable state, simply set the <WDTE> bit to "1".

(2) Watchdog timer control register WDCR

This register is used to disable the watchdog timer functions and to clear the binary counter.

Disable control

After clearing the WDMOD<WDTE> register to 0, writing the disable code "B1H" to the WDCR register disables the watchdog timer.

• Enable control

Set WDMOD7<WDTE> to 1.

• Clear control

Writing clear code $4\mathrm{EH}$ to the WDCR register clears the binary counter and resumes the count.

WDCR ← 0 1 0 0 1 1 1 0 Writes clear code 4EH.

(3) Clock mode register CLKMOD

This register is used to set the warming up time after the stop mode ends.

Writing "0" to the CLKMOD<WARM> bit, 2^{15} /fc (approximately 1.6 ms at 20 MHz) is selected and writing "1", 2^{17} /fc (approximately 6.6 ms at 20 MHz) is selected.

Also, the system clock output can be disabled by writing 0 to CLKMOD<CLKOE>.




Figure 3.13.3 Watchdog Timer Mode Register





Figure 3.13.4 Watchdog Timer Control Register



Note: Read-modify-write is prohibited for CLKMOD register.

Figure 3.13.5 CLOCK Mode Register

3.13.3 Operation

After the detection time set by the WDMOD<WDTP1:0> register is reached, the watchdog timer generates interrupt INTWD and outputs a low signal to the watchdog timer out pin \overline{\text{WDTOUT}}. The binary counter for the watchdog timer must be cleared to 0 by software (instruction) before INTWD is generated. If the CPU malfunctions (runaway) due to causes such as noise and does not execute an instruction to clear the binary counter, the binary counter overflows and generates INTWD.

The CPU interprets INTWD as a malfunction detection signal, which can be used to start the malfunction recovery program to return the system to normal. A CPU malfunction can also be fixed by connecting the watchdog timer output to a reset pin for peripheral devices.

The watchdog timer begins operating immediately on release of the watchdog timer reset.

The watchdog timer is reset and halted in IDLE and STOP modes. The watchdog counter continues counting during bus release ($\overline{BUSAK} = low$).

The watchdog timer operates in RUN mode; it can be disabled when RUN mode is entered.

Examples:

[1] Clear the binary counter.

```
WDCR ← 0 1 0 0 1 1 1 0 Writes clear code (4EH).
```

[2] Set the watchdog timer detection time to 218/fc.

[3] Disable the watchdog timer.

```
WDMOD \leftarrow 0 - - X - - - Clears WDTE to "0".
WDCR \leftarrow 1 0 1 1 0 0 0 1 Writes disable code (B1H).
```

[4] Select IDLE mode.

```
WDMOD \leftarrow 0 - - X 1 0 - - Disables WDT and set IDLE mode.
WDCR \leftarrow 1 0 1 1 0 0 0 1
Executes HALT instruction. Sets to standby mode.
```

[5] Select STOP mode. (Warm-up time 2¹⁷/fc)

```
WDMOD \leftarrow - - - X 0 1 - - Sets to STOP mode.

CLKMOD \leftarrow X X X 1 X - - -

Executes HALT instruction. Sets to standby mode.
```

Note: X; Don't care -; No change

3.14 Bus Release Function

TMP94C241C has a bus request pin (\overline{BUSRQ} , also used as P75) for releasing the bus, and a bus acknowledge pin (\overline{BUSAK} , also used as P76). Set these pins using P7CR and P7FC.

3.14.1 Operation

When the bus release request pin (\overline{BUSRQ}) is set to active (low), TMP94C241C acknowledges a bus release request.

When the operand cycle completes, TMP94C241C first sets the address bus (A23 to A0) and the bus control signals (\overline{RD} , \overline{WRLL} , \overline{WRLH} , \overline{WRHL} , \overline{WRHH} , \overline{CSO} to $\overline{CS5}$) simultaneously to high, sets these signals and the output buffer for the data bus (D31 to D0) to off, and sets the \overline{BUSAK} pin to low, indicating that the bus is released.

When using as input port or output port modes, the bus release is not executed for the port, and the output buffer is not turned off.

During bus release, TMP94C241C disables all access to the internal I/O registers, although the internal I/O functions are not affected. As the watchdog timer continues to count up during bus release, when using the bus release function, set the runaway detection time in accordance with the bus release time.

When inputting "low" into \overline{BUSRQ} terminal, continue "low" input until \overline{BUSAK} terminal outputs "low". If the request is released before \overline{BUSAK} terminal output "low", a memory controller may malfunction.

4. Electrical Characteristics

4.1 Maximum Ratings

Symbol	Parameter	Rating	Unit
V cc	Power Supply Voltage	- 0.5 to 6.5	V
VIN	Input Voltage	- 0.5 to Vcc + 0.5	V
Σ IOL	Output Current (total)	120	mA
ΣΙΟΗ	Output Current (total)	- 120	mA
PD	Power Dissipation (Ta = 70°C)	600	mW

Note: The maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no maximum rating value will ever be exceeded.

4.2 DC Electrical Characteristics

 $Vcc = 5V \pm 10\%$, TA = -20 to 70°C

X1 = 8 to 10 MHz (Internal operation = 16 to 20 MHz)

Symbol	Parameter	Min	Max	Unit	Test Condition
V ILO	Input Low Voltage P00 to P07 (D0 to 7) P10 to P17 (D8 to 15) P20 to P27 (D16 to 23) P30 to P37 (D24 to 31)	-0.3	0.8	V	
V IL1	Input Low Voltage P40 to P47 P50 to P57 P60 to P67 P75 P86 PC0, PC1 PD0 to PD2, PD4 to PD6 PE0 to PE2, PE4 to PE6 PF0 to PF2, PF4 to PF6 PG0 to PG7 PH0 to PH3 PZ0 to PZ7	-0.3	0.3*Vcc	V	
V IL2	Input Low Voltage PH4 (INT0) NMI RESET	-0.3	0.25*Vcc	V	
V IL3	Input Low Voltage AM0, AM1 TEST0, TEST1	-0.3	0.3	V	
V IL4	Input Low Voltage X1	-0.3	0.2*Vcc	V	B#
V IHO	Input High Voltage P00 to P07 (D0 to 7) P10 to P17 (D8 to 15) P20 to P27 (D16 to 23) P30 to P37 (D24 to 31)	2.2	Vcc + 0.3	V	

Note: Typical value are for Ta = 25°C and Vcc = 5 V unless otherwise noted.

Symbol	Parameter	Min	Max	Unit	Test Condition
V IH1	Input High Voltage P40 to P47 P50 to P57 P60 to P67 P75 P86 PC0, PC1 PD0 to PD2, PD4 to PD6 PE0 to PE2, PE4 to PE6 PF0 to PF2, PF4 to PF6 PG0 to PG7 PH0 to PH3 PZ0 to PZ7	0.7*Vcc	Vcc + 0.3	V	
V IH2	Input High Voltage PH4 (INTO) NMI RESET	0.75*Vcc	Vcc + 0.3	V	
V IH3	Input High Voltage AM0, AM1 TEST0, TEST1	Vcc-0.3	Vcc + 0.3	V	
V IH4	Input High Voltage X1	0.8*Vcc	Vcc + 0.3	V	
V OL	Output Low Voltage		0.45	V	IOL = 1.6 mA
V OH0	Output High Voltage	2.4		V	$IOH = -400 \mu A$
V OH1	Output High Voltage	0.75*Vcc		V	IOH = - 100μA
V OH2	Output High Voltage	0.9*Vcc		V	IOH = - 20μA
LLI	Input Leakage Current	0.02 (typ.)	±5	μΑ	0.0V≦Vin≦Vcc
1 L0	Output Leakage Current	0.05 (typ.)	± 10	μΑ	0.2V≦ Vin≦ Vcc - 0.2 V
l cc0	Operating Current (NORMAL)	90	108	mA	X1 = 10 MHz (Internal 20 MHz)
l cc1	RUN	50	70	mA	X1 = 10 MHz (Internal 20 MHz)
l cc2	IDLE	5	20	mA	X1 = 10 MHz (Internal 20 MHz)
I cc3	STOP	0.5	50	μΑ	0.2 V ≤ Vin ≤ Vcc – 0.2 V Ta = – 20 to 70°C
l cc4	STOP		10	μA	0.2 V ≦ Vin ≦ Vcc − 0.2 V Ta = 0 to 50°C
V STOP	Power Down Voltage @ STOP (for internal RAM back-up)	2.0	6.0	V	VIL2 = 0.2*Vcc VIH2 = 0.8*Vcc
RRST	Pull Up Registance RESET	50	150	kΩ	
CIO	Pin Capacitance		10	pF	fc = 1 MHz
VTH	Schmitt Width PH4 (INT0) NMI RESET	0.4	1.0 (typ)	V	

4.3 AC Electrical Characteristics

4.3.1 Basic Bus Cycle

(1) Read cycle

 $Vcc = 5 V \pm 10\%$, $TA = -20 to 70^{\circ}C$ (Internal 16 to 20 MHz)

No.	Symbol	Parameter	Min	Max	@ 20 MHz	@ 16 MHz	Unit
1	tosc	OSC period (X1/X2)	100	125	100	125	ns
2	tcyc	System Clock Period (= T)	50	62.5	50	62.5	ns
3	t _{CL}	CLK Low Width	0.5 × T – 15		10	16	ns
4	t _{CH}	CLK High Width	0.5 × T – 15		10	16	ns
5-1	t _{AD}	A0 to A23 \rightarrow D0 to D31 Input $% \left(1\right) =\left(1\right) +\left(1\right) =\left(1\right) +\left(1\right) =\left(1\right) +\left(1\right) =\left(1$		$2.0\times T-50$	50	75	ns
5-2	t _{AD3}	A0 to A23 \rightarrow D0 to D31 Input at 1 wait		3.0 × T – 50	100	138	ns
6-1	t _{RD}	\overline{RD} Fall \rightarrow D0 to D31 Input at 0 waits		1.5 × T – 45	30	49	ns
6-2	t _{RD3}	$\overline{\text{RD}}$ Fall \rightarrow D0 to D31 Input at 1 wait		2.5 × T – 45	80	111	ns
7-1	t _{RR}	RD Low Width at 0 waits	1.5 × T – 20		55	74	ns
7-2	t _{RR3}	RD Low Width at 1 wait	2.5 × T – 20		105	136	ns
8	t _{AR}	A0 to A23 Valid $\rightarrow \overline{RD}$ Fall	$0.5 \times T - 20$		5	11	ns
9	t _{RK}	$\overline{RD} Fall \to CLK Fall$	$0.5\times T-20$		5	11	ns
10	t _{HA}	A0 to A23 Invalid \rightarrow D0 to D31 Hold	0		0	0	ns
11	t _{HR}	$\overline{\text{RD}}$ Rise \rightarrow D0 to D31 Hold	0		0	0	ns
12	t _{APR}	A0 to A23 Valid \rightarrow PORT Input		$2.0\times T-120$	-20	5	ns
13	t _{APH}	A0 to A23 Valid \rightarrow PORT Hold	2.0 × T		100	125	ns
14	t _{TK}	WAIT Set-up Time	15		15	15	ns
15	t _{KT}	WAIT Hold Time	5		5	5	ns

(2) Write cycle

 $Vcc=5~V~\pm10\%,~TA=-20~to~70^{\circ}C$ (Internal 16 to 20 MHz)

No.	Symbol	Parameter	Min	Max	@ 20 MHz	@ 16 MHz	Unit
1	tosc	OSC Period (X1 / X2)	100	125	100	125	ns
2	t _{CYC}	System Clock Period (= T)	50	62.5	50	62.5	ns
3	t _{CL}	CLK Low Width	0.5 × T – 15		10	16	ns
4	t _{CH}	CLK High Width	0.5 × T – 15		10	16	ns
5-1	t_{DW}	D0 to D31 Valid $\rightarrow \overline{WRxx}$ Rise at 0 waits	1.25 × T – 35		28	43	ns
5-2	t _{DW3}	D0 to D31 Valid $\rightarrow \overline{WRxx}$ Rise at 1 wait	2.25 × T – 35		78	106	ns
6-1	t _{WW}	WRxx Low Width at 0 waits	1.25 × T – 30		33	48	ns
6-2	t _{WW3}	WRxx Low Width at 1 wait	2.25 × T – 30		83	111	ns
7	t _{AW}	A0 to A23 Valid $\rightarrow \overline{\text{WRxx}}$ Fall	$0.5 \times T - 20$		5	11	ns
8	t _{WK}	$\overline{\text{WRxx}}$ Fall \rightarrow CLK Fall	$0.5 \times T - 20$		5	11	ns
9	t_{WA}	$\overline{\text{WRxx}}$ Rise \rightarrow A0 to A23 Hold	0.25 × T – 5		8	11	ns
10	t _{WD}	$\overline{\text{WRxx}}$ Rise \rightarrow D0 to D31 Hold	0.25 × T – 5		8	11	ns
11	t _{APW}	A0 to A23 Valid \rightarrow PORT Output		$2.0\times T+70$	170	195	ns
12	t _{TK}	WAIT Set-up Time	15		15	15	ns
13	t _{KT}	WAIT Hold Time	5		5	5	ns
14	t _{RDO}	$\overline{\text{RD}} \ \text{Rise} \rightarrow \text{D0 to D31 Output}$	$0.5\times T-5$		20	26	ns

AC condition

Output: P0 to P3 (D0 to D31), P4 to P6 (A0 to A23), P70 (RD), P71 to P74 (WRxx)

High 2.0 V, Low 0.8 V, CL = 50 pF

Others

High 2.0 V, Low 0.8 V, CL = 50 pF


Input: P0 to P3 (D0 to D31)

High 2.4 V, Low 0.45 V

Others

High 0.8 Vcc, Low 0.2 Vcc


(1) Read cycle (0 Waits)



Note 1: The phase relation between X1 input signal and the other signals is unsettled. The timing chart above is an example.

Note 2: Since the CPU accesses the internal area to read data from a port, the control signals of external pins such as $\overline{\text{RD}}$ and $\overline{\text{CS}}$ are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.

(2) Write cycle (0 waits)




Note 1: The phase relation between X1 input signal and the other signals is unsettled. The timing chart above is an example.


Note 2: WRXX shows WRLL, WRLH, WRHL, WRHH.

Note 3: Since the CPU accesses the internal area to write data to a port, the control signals of external pins such as $\overline{\text{WR}}$ and $\overline{\text{CS}}$ are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.

(3) Read cycle (1 wait)



(4) Write cycle (1 wait)



4.3.2 Page ROM Read Cycle

(1) 3-2-2-2 mode

 $V_{\mbox{\footnotesize{CC}}} = 5~\mbox{\footnotesize{V}} \pm 10\%, \, \mbox{\footnotesize{TA}} = -20 \mbox{\footnotesize{to}} \, \, 70^{\circ}\mbox{\footnotesize{C}} \, \, \mbox{\footnotesize{(Internal 16 to 20 MHz)}}$

No.	Symbol	Parameter	Min	Max	@20 MHz	@16 MHz	Unit
1	tcyc	System Clock Period (= T)	50	62.5	50	62.5	ns
2	t _{AD2}	A0, A1 → D0 to D31 Input		1.0 × T-50	50	75	ns
3	t _{AD3}	A2 to A23 → D0 to D31 Input		3.0×T-50	100	138	ns
4	t _{RD3}	RD Fall → D0 to D31 Input		2.5×T-45	80	111	ns
5	t _{HA}	A0 to A23 Invalid → D0 to D31 Hold	0		0	0	ns
6	t _{HR}	RD Rise → D0 to D31 Hold	0		0	0	ns

AC Condition

Output: P4 to P6 (A0 to A23), P70 (RD)

High = 2.0V, Low = 0.8V, CL = 50pF


CLK, P82 (CS2)

High = 2.0V, Low = 0.8V, CL = 50pF

Input: P0 to P3 (D0 to D31)

High = 2.4V, Low = 0.45V

(2) Page ROM read cycle (3-2-2-2 mode)



4.3.3 DRAM Bus Cycle

 $V_{CC} = 5~V \pm 10\%,~TA = -20~to~70^{\circ}C$ (Internal 16 to 20 MHz)

No.	Symbol	Parameter	Min	± 10%, 1A = −2 Max		@16 MHz	
1	t _{CYC}	System Clock Period (= T)	50	62.5	50	62.5	ns
2	t _{RC}	RAS Cycle Time	3.00 × T		150	188	ns
3	t _{PC}	Page Mode Cycle Time	2.00 × T		100	125	ns
4-1	t _{RAC}	RAS Access Time		1.75 × T – 45	43	64	ns
4-2	t _{RAC4}	RAS Access Time @ 4 Clock Access		2.75 × T – 45	93	127	ns
5	t _{CAC}	CAS Access Time		1.00 × T – 40	10	23	ns
6-1	t _{AA}	Column Address Access Time		1.25 × T – 45	18	33	ns
6-2	t _{AA2}	Column Address Access Time @ Page Mode		2.00 × T – 45	55	80	ns
6-3	t _{AA4}	Column Address Access Time @ 4 Clock Access		2.25 × T – 45	68	96	ns
7	t _{CPA}	CAS Pre-charge Access Time		2.00 × T – 45	55	80	ns
8	toff	Input Data Hold Time	0		0	0	ns
9	t _{RP}	RAS Pre-charge Time	1.25 × T – 20		43	58	ns
10-1	t _{RAS}	RAS Width	1.75 × T – 20		68	89	ns
10-2	t _{RAS4}	RAS Width @ 4 Clock Access	2.75 × T – 20		118	152	ns
11	t _{RSH}	RAS Hold Time	$1.00\times T-20$		30	43	ns
12	tRHCP	CAS Pre-charge to RAS Hold Time	$2.00\times T-20$		80	105	ns
13-1	tcsH	CAS Hold Time	$1.75\times T-20$		68	89	ns
13-2	t _{CSH4}	CAS Hold Time @ 4 Clock Access	$2.75\times T-20$		118	152	ns
14	t _{CAS}	CAS Width	1.00 × T – 20		30	43	ns
15	t _{RCD}	RAS - CAS Delay Time	0.75 × T – 17		21	30	ns
16	t _{RAD}	RAS - Column Address Delay Time		0.50 × T + 20	45	51	ns
17	tCRP	CAS – RAS Pre-charge Time	$1.25\times T-20$		43	58	ns
18-1	t _{CP}	CAS Pre-charge Time @ Refresh	0.50 × T – 15		10	16	ns
18-2	t _{CP2}	CAS Pre-charge Time @ Page Mode	1.00 × T – 20		30	43	ns
19	t _{ASR}	Row Address Set-up Time	1.25 × T – 40		23	38	ns
20	t _{RAH}	Row Address Hold Time	0.50 × T – 15		10	16	ns
21-1	t _{ASC}	Column Address Set-up Time	$0.25\times T-12$		1	4	ns
21-2	t _{ASC2}	Column Address Set-up Time @ Page Mode	1.00 × T – 20		30	43	ns
22	t _{CAH}	Column Address Hold Time	1.00 × T – 20		30	43	ns
23	t _{AR}	Column Address Hold Time from RAS	1.75 × T – 20		68	89	ns
24	t _{RAL}	Column Address RAS Read Time	1.25 × T – 20		43	58	ns
25	t _{RCS}	Read Command Set-up Time	$2.00\times T-40$		60	85	ns
26	tRCH	Read Command Hold Time from $\overline{\text{CAS}}$	$0.50\times T-20$		5	11	ns
27	t _{RRH}	Read Command Hold Time from RAS	0.50 × T – 20		5	11	ns
28	twch	Write Command Hold Time	1.00 × T – 20		30	43	ns
29	twcr	Write Command Hold Time from RAS	1.75 × T – 20		68	89	ns
30	t _{WP}	Write Command Time	1.50 × T – 20		55	74	ns
31	t _{RWL}	Write Command RAS Read Time	1.50 × T – 20		55	74	ns
32	t _{CWL}	Write Command CAS Read Time	1.50 × T – 20		55	74	ns
33	t _{DS}	Data Output Set-up Time	1.50 × T – 30		45	58	ns

No.	Symbol	Parameter	Min	Max	@20 MHz	@16 MHz	Unit
34	t _{DH}	Data Output Hold Time	1.00×T-25		25	38	ns
35	t _{DHR}	Data Output Hold Time from RAS	1.75×T-5		83	104	ns
36	twcs	Write Command Set-up Time	0.50×T-20	D:-	5	11	ns
37	tcsR	CAS Set-up Time	0.75×T-20		18	27	ns
38	t _{CHR}	CAS Hold Time	1.75×T-20		68	89	ns
39	tRPC	RAS Pre-charge CAS Active Time	0.50 × T-20		5	11	ns
40	t _{ROH}	RAS Hold Time from OE	1.00 × T-20		30	43	ns
41	toea	OE Access Time		1.00 × T-40	10	23	ns
42	toez	Input Data Hold Time from OE	0		0	0	ns
43	t _{RPS}	RAS Pre-charge Time @ Release Self Refresh Cycle	2.25×T-20		93	121	ns
44	t _{CHS}	CAS Hold Time @ Release Self Refresh Cycle	- 15		- 15	- 15	ns

AC Condition

Output: P0 to P3 (D0 to D31), P4 to P6 (A0 to A23), P70 (\$\overline{RD}\$), P71 to P74 (\$\overline{WRxx}\$)

High 2.0 V, Low 0.8 V, CL = 50 pF

Others

High 2.0 V, Low 0.8 V, CL = 50 pF


Input: P0 to P3 (D0 to D31)

High 2.4 V, Low 0.45 V


Others

High 0.8 Vcc, Low 0.2 Vcc


(1) DRAM read cycle (3 clock access)




(2) DRAM write cycle (3 clock access)




(3) DRAM read cycle (4 clock access)




(4) DRAM write cycle (4 clock access)




(5) DRAM page mode read cycle (3-2-2-2 mode)




(6) DRAM page mode write cycle (3-2-2 mode)



(7) DRAM $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ interval refresh cycle (3 cycle mode)



(8) DRAM $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh cycle



4.4 Event Counter (TI4, TI5, TI6, TI7, TI8, TI9, TIA, TIB)

 $Vcc = 5 V \pm 10\%$, $TA = -20 \text{ to } 70^{\circ}C$ (Internal 16 to 20 MHz)

Symbol	Parameter	Variable		20 MHz		16 MHz		Unit
	rafameter	Min	Max	Min	Max	Min	Max	Unit
t _{VCK}	Clock cycle	8T + 100		500	011	600		ns
t _{VCKL}	Clock low-level pulse width	4T + 40		240		290		ns
t _{VCKH}	Clock high-level pulse width	4T + 40		240		290		ns

4.5 Serial Channel Timing

(1) SCLK input mode (I/O interface mode)

 $Vcc = 5 V \pm 10\%$, $TA = -20 to 70^{\circ}C$ (Internal 16 to 20 MHz)

Symbol	Parameter	Variable			20 MHz		16 MHz	
	rarameter	Min	Max	Min	Max	Min	Max	Unit
t _{SCY}	SCLK cycle	16T		0.8		1.0		μS
toss	Output Data \rightarrow Rising edge of SCLK	t _{SCY} /2 - 5T - 50		100		138		ns
t _{OHS}	SCLK rising edge \rightarrow Output Data hold	5T – 100		150		213		ns
t _{HSR}	SCLK rising edge \rightarrow Input Data hold	0		0		0		ns
t _{SRD}	SCLK rising edge → effective data input		t _{SCY} - 5T - 100		450		588	ns

(2) SCLK output mode (I/O interface mode)


 $Vcc = 5 V \pm 10\%$, $TA = -20 \text{ to } 70^{\circ}C$ (Internal 16 to 20 MHz)

Symbol	Parameter	Variable			20 MHz		16 MHz	
	raidiffeter	Min	Max	Min	Max	Min	Max	Unit
t _{SCY}	SCLK cycle (programmable)	16T	8192T	0.8	409.6	1.0	512	μS
toss	Output Data \rightarrow SCLK rising edge	t _{SCY} - 2T - 150		550		725		ns
toHS	SCLK rising edge \rightarrow Output Data hold	2T – 80		20		45		ns
t _{HSR}	SCLK rising edge → Input Data hold	0		0		0		ns
t _{SRD}	SCLK rising edge → effective data input		t _{SCY} - 2T - 150		550		725	ns

(3) SCLK input mode (UART mode)

 $Vcc = 5 V \pm 10\%$, $TA = -20 \text{ to } 70^{\circ}C$ (Internal 16 to 20 MHz)

Symbol	Parameter	Variable		20 MHz		16 MHz		
	- Farameter	Min	Max	Min	Max	Min	Max	Unit
t _{SCY}	SCLK cycle	4T + 20		220		270		ns
t _{SCYL}	SCLK Low level Pulse width	2T + 5		105		130		ns
t _{SCYH}	SCLK High level Pulse width	2T + 5		105		130		ns



4.6 10-Bit AD Conversion Characteristics

 $V_{CC} = 5~V \pm 10\%,~TA = -20~to~70^{\circ}C$ (Internal 16 to 20 MHz)

Symbol	Para	meter	Min	Тур.	Max	Unit
VREFH	Analog reference voltage (H	igh)	V _{CC} – 0.2 V	V_{CC}	V _{CC}	
VREFL	Analog reference voltage (Lo	ow)	V _{SS}	V_{SS}	V _{SS} + 0.2 V	V
VAIN	Analog input voltage range		VREFL		VREFH	
I _{REF} (VREFL = 0 V)	Analog current for analog ref $V_{CC} = 5V \pm 10\%$ $V_{CC} = 5V \pm 10\%$	ference voltage <vrefon> = 1 <vrefon> = 0</vrefon></vrefon>		0.5	1.5 5.0	mA μA
Error (Quantize error of ±0.5 LSB not included)	$V_{CC} = 5V \pm 10\%$	Total error		±3.0	±6	LSB

Note 1: 1LSB = (VREFH - VREFL)/1024 [V]

Note 2: Power supply current Icc from the digital power supply includes the power supply from the AVcc pin.

4.7 8-Bit DA Conversion Characteristics

 $V_{CC} = 5 \text{ V} \pm 10\%$, $TA = -20 \text{ to } 70^{\circ}\text{C}$ (Internal 16 to 20 MHz)

		.00			, e (ea	,
Symbol	Parameter	Condition	Min	Тур.	Max	Unit
DAREFH	Analog reference voltage (+)		4.0		V _{CC}	V
DAREFL	Analog reference voltage (–)		V _{SS}		V _{SS}	V
	Total error	RL = 2.4 KΩ		2.0	4.0	LSB
	Output voltage range	RL = 2.4 KΩ	V _{SS} + 0.5		V _{SS} - 0.5	V
	Settling time	RL = 2.4 KΩ, CL = 100 pF			5	μS
DAC	Output impedance				5	Ω
output mode	Resistance load	$\begin{aligned} V_{SS} + 0.5 &\leq \text{DAOUT} \\ &\leq V_{CC} - 0.5 \end{aligned}$	2.4			ΚΩ


Note: RL is the resistance load of the DA converter output pin.

4.8 Interrupt Operation

 $Vcc = 5 V \pm 10\%$, $TA = -20 \text{ to } 70^{\circ}C$ (Internal 16 to 20 MHz)

Symbol	Parameter	Varia	ble	20 1	ЛHz	161	ИНz	
Symbol	raiameter	Min	Max	Min	Max	Min	Max	Unit
t _{INTAL}	NMI, INTO Low level Pulse width	4T		200		250		ns
t _{INTAH}	NMI, INTO High level Pulse width	4T		200		250		ns
t _{INTBL}	INT4 toINTB Low level Pulse width	8T + 100		500		600		ns
t _{INTBH}	INT4 to INTB High level Pulse width	8T + 100		500		600		ns

4.9 Bus Request/Bus Acknowledge Timing



 $Vcc = 5 V \pm 10\%$, $TA = -20 \text{ to } 70^{\circ}C$ (Internal 16 to 20 MHz)

Symbol	Parameter	Va	riable	201	ИHz	161	ИHz	
Symbol	rarameter	Min	Max	Min	Max	Min	Max	Unit
t _{ABA}	Floating time to BUSAK fall	0	80	0	80	0	80	ns
t _{BAA}	Floating time to BUSAK rise	0	80	0	80	0	80	ns

Note: The bus will be released after the WAIT request is inactive, when the BUSRQ is set to "low" during "wait" cycle.

5. Table of Special Function Registers (SFRs)

The special function registers (SFRs: Special function registers) include the I/O ports and peripheral control registers allocated to the 1024-byte addresses from 000000H to 0003FFH.

- (1) Input/output ports
- (2) Timer
- (3) Watchdog timer
- (4) Clock control
- (5) Serial channels
- (6) AD converter
- (7) DA converter
- (8) Interrupt controller
- (9) Memory controller
- (10) DRAM controller

Configuration of the table

Symbol	Name	Address	7 6 /	1 0	
					→ bit Symbol
					→ Read / Write
					-> Initial value after reset
					-> Remarks

Explanations of symbols

R/W: Either read or write is possible

R: Only read is possibleW: Only write is possible

W*: Either read or write is possible (Always read as "1")

1*: Always read as "1"

No RMW: Prohibit read-modify-write.

(Prohibit RES/SET/TSET/CHG/STCF/ANDCF/ORCF/XORCF etc.)

Table 5.1 I/O Register Address Map

Address	Name	Address	Name	Address	Name	Address	Name
LCS-900/H2 t	ype 8 bit I/O					0	
00h	P0	01h	••••	02h	POCR	03h	POFC
04h	P1	05h		06h	P1CR	07h	P1FC
08h	P2	09h	••••	0Ah	P2CR	0Bh	P2FC
0Ch	P3	0Dh	••••	0Eh	P3CR	0Fh	P3FC
10h	P4	11h		12h	P4CR	13h	P4FC
14h	P5	15h	••••	16h	P5CR	17h	P5FC
18h	P6	19h	••••	1Ah	P6CR	1Bh	P6FC
1Ch	P7	1Dh	••••	1Eh	P7CR	1Fh	P7FC
20h	P8	21h	••••	22h	P8CR	23h	P8FC
24h		25h	•••••	26h	••••	27h	
28h	PA	29h	••••	2Ah	• • • •	2Bh	PAFC
2Ch	PB	2Dh	••••	2Eh	• • • •	2Fh	PBFC
30h	PC	31h		32h	PCCR	33h	PCFC
34h	PD	35h		36h	PDCR	37h	PDFC
38h	PE	39h		3Ah	PECR	3Bh	PEFC
3Ch	PF	3Dh	•••••••	3Eh	PFCR	3Fh	PFFC
40h	PG	41h		42h	Frck	43h	PFFC
44h	PH	45h		46h	PHCR	47h	
68h	PZ	69h		6Ah			PHFC
		0311		0AII	PZCR	6Bh	
LCS-90 type I	T8RUN	015	TODG	021	TOOTEGE		
80h		81h	TRDC	82h	T02FFCR	83h	
84h	T01MOD	85h	T23MOD	86h		87h	
88h	TREG0	89h	TREG1	8Ah	TREG2	8Bh	TREG3
8Ch		8Dh		8Eh		8Fh	
90h	TREG4L	91h	TREG4H	92h	TREG5L	93h	TREG5H
94h	CAP4L	95h	CAP4H	96h	CAP5L	97h	CAP5H
98h	T4MOD	99h	T4FFCR	9Ah	••••	9Bh	••••
9Ch		9Dh		9Eh	T16RUN	9Fh	T16CR
A0h	TREG6L	A1h	TREG6H	A2h	TREG7L	A3h	TREG7H
A4h	CAP6L	A5h	CAP6H	A6h	CAP7L	A7h	CAP7H
A8h	T6MOD	A9h	T6FFCR	AAh	••••	ABh	••••
ACh		ADh		AEh	••••	AFh	••••
B0h	TREG8L	B1h	TREG8H	B2h	TREG9L	B3h	TREG9H
B4h	CAP8L	B5h	CAP8H	B6h	CAP9L	B7h	CAP9H
B8h	T8MOD	B9h	T8FFCR	BAh	••••	BBh	
BCh	••••	BDh		BEh	* * * *	BFh	······································
C0h	TREGAL	C1h	TREGAH	C2h	TREGBL	C3h	TREGBH
C4h	CAPAL	C5h	CAPAH	C6h	CAPBL	C7h	CAPBH
C8h	TAMOD	C9h	TAFFCR	CAh		CBh	· · · · · · · · · · · · · · · · · · ·
CCh	• • • • • • • • • • • • • • • • • • • •	CDh			••••	CFL	•
D0h	SC0BUF	D1h	SC0CR	CEh D2h	SCOMOD	D3h	PPOCE
D4h	SC1BUF	D5h	SC1CR	D6h	SC1MOD	*******************	BROCR
D8h		D9h		DAh	SCHVIOD	D7h	BR1CR
DCh	• • • • • • • • • • • • • • • • • • • •	DDh		DEh		DBh	
CS-900/H2 ty				DEII		DFh	
E0h	INTE45	E41.	I INTEGE	F0.			
		E1h	INTE67	E2h	INTE89	E3h	INTEAB
E4h	INTET01	E5h	INTET23	E6h	INTET45	E7h	INTET67
E8h	INTET89	E9h	INTETAB	EAh	INTES0	EBh	INTES1
ECh	INTETC01	EDh	INTETC23	EEh	INTETC45	EFh	INTETC67
F0h	INTE0AD	F1h		F2h	••••	F3h	••••
F4h		F5h		F6h	IIMC	F7h	INTNMWD
F8h	INTCLR	F9h	(reserved)	FAh	••••	FBh	••••
FCh	(reserved)	FDh	(reserved)	FEh	(reserved)	FFh	(reserved)
100h	DMA0V	101h	DMA1V	102h	DMA2V	103h	DMA3V
104h	DMA4V	105h	DMA5V	106h	DMA6V	107h	DMA7V
108h	DMAB	109h	DMAR	10Ah	CLKMOD	10Bh	(reserved)
10Ch		10Dh	• • • •	10Eh		10Fh	····

Address	Name	Address	Name	Address	Name	Address	Name
TLCS-90 type I	/O						
110h	WDMOD	111h	WDCR	112h		113h	
114h		115h		116h		117h	
118h		119h		11Ah		11Bh	
11Ch		11Dh		11Eh		11Fh	
120h	ADREG04L	121h	ADREG04H	122h	ADREG15L	123h	ADREG15H
124h	ADREG26L	125h	ADREG26H	126h	ADREG37L	127h	ADREG37H
128h	ADMOD1	129h	ADMOD2	12Ah	(reserved)	12Bh	
12Ch		12Dh		12Eh		12Fh	
130h	DAREG0	131h	DAREG1	132h	DADRV	133h	
134h		135h		136h		137h	
138h		139h		13Ah		13Bh	
13Ch		13Dh		13Eh		13Fh	
TLCS-900/H2 t	ype 8 bit I/O						
140h	B0CSL	141h	B0CSH	142h	MAMR0	143h	MSAR0
144h	B1CSL	145h	B1CSH	146h	MAMR1	147h	MSAR1
148h	B2CSL	149h	B2CSH	14Ah	MAMR2	14Bh	MSAR2
14Ch	B3CSL	14Dh	B3CSH	14Eh	MAMR3	14Fh	MSAR3
150h	B4CSL	151h	B4CSH	152h	MAMR4	153h	MSAR4
154h	B5CSL	155h	B5CSH	156h	MAMR5	157h	MSAR5
158h		159h		15Ah		15Bh	
15Ch		15Dh		15Eh		15Fh	
160h	DRAM0CRL	161h	DRAM0CRH	162h	DRAM1CRL	163h	DRAM1CRH
164h	DRAM0REF	165h	DRAM1REF	166h	PMEMCR	167h	

Note 1: TLCS-900/H2 type I/Os are always accessed by two clocks (100 ns @ 20 MHz).

Note 2: TLCS-90 type I/Os are accessed by five clocks min (250 ns @ 20 MHz) and eight clocks max (400 ns @ 20 MHz).

(1) Input/output ports

Port 0

Symbol	Name	Address	7		6		5		4		3		2	1		0
teri evi			P07	1	P06	1	P05	1	P04	İ	P03	Ī	P02	P01		P00
20	DODTO	005						_	ı	Z/W	ř.					
P0	PORT0	00h	0		0		0		0		0		0	0		0
									Input	/Ou	tput					
Tres - FE			P07C		P06C	I	P05C		P04C		P03C	I	P02C	P01C		P00C
DOCD	PORTO	02h								W						
P0CR	Control Register	U2n	0	T	0	T	0		0	-	0	1	0	0	-	0
	,eg.ste.	(no RMW)				-0		(: Input	1:	Output					- 13
			-		-		-		_		2=0		_			POF
2056	PORTO	03h								W		-11				
P0FC	Function Register	U3h	144		_		_		_				-	-		1
		(no RMW)					0: P	OR	T 1: D	ata	Bus (D7	to [00)			

Port 1

Symbol	Name	Address	7	6		5		4		3		2		1		0
			P17	P16	1	P15		P14		P13		P12		P11	1	P10
D1	PORT1	04h		-m				R	w							
P1	PORTI	041	0	0		0		0		0		0		0		0
								Input	/Ou	tput						
			P17C	P16C		P15C	Р	14C		P13C		P12C		P11C	1	P10C
P1CR	PORT1 Control	06h						1	W							
PICK	Register	06n	0	0		0		0		0		0	1	0	-	0
		(no RMW)					0:1	Input	1:	Output						
22.31			-	200		-		_		-		20				P1F
P1FC	PORT1 Function	07h						30	W							
FIFC	Register	0/11	-	=		-		-		-		-		-		0/1
	na Santa /	(no RMW)				0: PO	RT	1: Dat	ta B	us (D15	to	D8)				

Port 2

Symbol	Name	Address	7	1	6	5	4		3	2		1	0
			P27		P26	P25	P24		P23	P22	-	P21	P20
P2	PORT2	08h						R/V	/				
PZ	PORIZ	l oon	0		0	0	0		0	0		0	0
							Inp	ut/O	utput	Jenste, 10-00			
			P27C		P26C	P25C	P240	C	P23C	P22C		P21C	P20C
P2CR	PORT2 Control	0Ah						W					
PZCR	Register	I OAN [0		0	0	0		0	0		0	0
		(no RMW)					0: Inpu	ut 1	: Output				
110			_		-	-	-		-	_		-	P2F
P2FC	PORT2 Function	0Bh		7.7				W			10.570	X	
FZrC	Register	0811	_		_	-	-		-	-		-	0/1
		(no RMW)				0: PO	RT 1: 0	ata I	Bus (D23 to	D16)			

Port 3

Symbol	Name	Address	7		6		5		4		3		2	1	0
			P37		P36		P35		P34		P33		P32	P31	P30
-	DORTS	och [R/W					
P3	PORT3	0Ch	0		0		0		0		0		0	0	0
									Input	/Ou	tput				
			P37C		P36C	1	P35C		P34C		P33C		P32C	P31C	P30C
2222	PORT3	054								W					
P3CR	Control Register	0Eh	0		0	1	0	1	0		0		0	0	0
	neg.ste.	(no RMW)						(): Input	1:	Output				
			_	Т	_	1	-	-	_		_	1	_	-	P3F
	PORT3	054		-						W					
P3FC	Function Register	0Fh	-		_		-	T	-		-0		-	-	0/1
	ineg.ster	(no RMW)					0: P	ORT	1: Da	ta B	us (D31	to [024)		

Port 4

Symbol	Name	Address	7		6		5		4		3	2	1	0
			P47	İ	P46	1	P45	1	P44	1	P43	P42	P41	P40
D4	DODTA	10h				_			-	₹/W				
P4	PORT4	100	0	T	0	Ī	0	Ī	0	Ī	0	0	0	0
									Input	/OL	tput			
			P47C		P46C		P45C		P44C	1	P43C	P42C	P41C	P40C
DACD	PORT4	125								W				
P4CR	Control Register	12h	0		0	T	0		0	1	0	0	0	0
		(no RMW)		- 100					0: Input	1:	Output			
			P47F	T	P46F	T	P45F	1	P44F	Ī	P43F	P42F	P41F	P40F
2456	PORT4	13h								W				
P4FC	Function Register	1311	1		1	T	1		1		1	1	1	1
		(no RMW)					0: PC	RT	1: Add	ires	s Bus (A7	to A0)		

Port 5

Symbol	Name	Address	7	6		5		4		3		2		1		0
			P57	P56	-	P55		P54		P53		P52	1	P51		P50
P5	PORT5	14h							₹/W							
P5	PORIS	14n F	0	0		0		0		0		0		0	T	0
								Input	/Ou	tput						
			P57C	P56C		P55C		P54C		P53C		P52C		P51C		P50C
DECD	PORT5	164							w		Au 			10 - 10 miles		
P5CR	Control Register	16h	0	0	1	0	1	0		0	-	0	1	0	1	0
		(no RMW)					(: Input	1:	Output						
			P57F	P56F	1	P55F	1	P54F	1	P53F	1	P52F	-	P51F	T	P50F
DEFE	PORT5	471			1				W							
P5FC	Function Register	17h	1	1		1		1		1		1		1		1
		(no RMW)				0: PO	RT	1: Add	ress	Bus (A1	5 to	o A8)				

Port 6

Symbol	Name	Address	7		6		5		4		3		2		1		0
	7 7 7 7		P67		P66		P65	:	P64	1	P63	i	P62	1	P61	- 1	P60
DC.	DORTE	104								W							
P6	PORT6	18h	0		0	I	0		0		0		0		0		0
									Input	/Ou	tput						
			P67C		P66C	1	P65C	1	P64C		P63C		P62C		P61C		P60C
ncen	PORT6									w							
P6CR	Control Register	1Ah	0		0	-	0		0		0		0	T	0		0
	11.09,310	(no RMW)					, .	(): Input	1:	Output						
	S-11-20 S-100		P67F		P66F	-	P65F		P64F		P63F		P62F	Ī	P61F		P60F
2000	PORT6	1 454								W						7 7 7	
P6FC	Function Register	1Bh	1	Т	1		1		1		1		1		1		1
	, register	(no RMW)					0: PO	RT	1: Addr	ess	Bus (A2	3 to	A16)				

Port 7

Symbol	Name	Address	7	6	5	4	3	2	1	0
			_	P76	P75	P74	P73	P72	P71	P70
P7	DORTZ	1Ch					R/W			
Ρ/	PORT7		-	1	1	1	1	1	1	1
				Output	In/Out			Output		
			-	-	P75C	-	-	-	-	-
2762	PORT7	451			W					
P7CR	Control	1Eh	-	-	0	-	-	-	-	-
	Register	(no RMW)				0: Input	1: Output			
			_	P76F	P75F	P74F	P73F	P72F	P71F	P70F
	PORT7						W			
P7FC	Function	1Fh	-	0	0	0	0	0	0	1
	Register	(no RMW)		0: PORT 1: BUSAK	0: PORT 1: BUSRQ	0: PORT 1: WRHH	0: PORT 1: WRHL	0: PORT 1: WRLH	0: PORT 1: WRLL	0: PORT

Port 8

Symbol	Name	Address	7	6	5	4	3	2	1	0
			-	P86	P85	P84	P83	P82	P81	P80
P8	PORT8	20h					R/W	•		
ro	PORTO	2011	-	0	1	1	1	0	1	1
				In/Out			0	utput		
	F 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		-	P86C	-	-	-	-	-	-
P8CR	PORT7 Control	22h		W						
POCK	Register	2211	_	0	-	-	-	-	-	-
		(no RMW)				0: Input	1: Output			
			-	P86F	P85F	P84F	P83F	P82F	P81F	P80F
	PORT8						W			
P8FC	Function	23h	-	0	0	0	0	0	0	0
	Register	(no RMW)		0: PORT 1: WAIT	0: PORT 1: CS5	0: PORT 1: CS4	0: PORT 1: CS3 RAS1	0: PORT 1: CS2	0: PORT 1: CS1 RAS0	0: PORT 1: CS0

Port A

Symbol	Name	Address	7	6	5	4	3	2	1	0
			-	-	-	PA4	PA3	PA2	PA1	PA0
	DORTA	204						R/W	4-9	
PA	PORTA	28h —	- 1	<u>-</u>	-	1	1	1	1	1
								Output	T. 1446	Estimate Park
			-	-	-	PA4F	PA3F	PA2F	PA1F	PA0F
	DODTA							W		
PAFC	PORTA Function		- 1	-	-	0	0	0	0	0
	Register	2Bh		1		0: PORT 1: WE0	0: PORT 1: OE1	0: PORT 1: OE0	0: PORT 1: UCASO	0: PORT 1: CAS0
		(no RMW)								LCASO

Port B

Symbol	Name	Address	7	6	5	4	3	2	1	0
			-	-	-	PB4	PB3	PB2	PB1	PB0
	DORTE	204						R/W		
PB	PORTB	2Ch	-	-	-	1	1	1	1	1
								Output		
·			-	-	-	PB4F	PB3F	PB2F	PB1F	PBOF
								w	A	
	PORTB	l [-	7-8	-	0	0	0	0	0
PBFC	Function Register	2Fh				0: PORT 1: WE1	0: PORT 1: HUCAS	0: PORT 1 1: HLCAS	0: PORT 1: UCAS1	
		(no RMW)							LUCAS	LCAS1

Port C

Symbol	Name	Address	7	6	5	4	3	2	1	0
1571			-	-	-	-	-	-	PC1	PC0
DC.	PORTC	30h	-						R/	W
PC	PORIC	3011	-	-	-	-	-	-	0	0
									Input/0	Output
			-	-	-	-	-	-	PC1C	PC0C
PCCR	PORTC	32h							V	٧
PCCR	Register	32h	-	-	-	-	-	-	0	0
		(no RMW)							(See b	elow)
2			-	-	-	-	-		PC1F	PC0F
PCFC	PORTC Function	33h							V	V
FCFC	Register	33h	-	-	-	-	-	-	0	0
	Register	(no RMW)							(See b	elow)

PCFC	PCCR	fund	tion
PCFC	PCCR	PC1	PC0
0	0	Inpu	t Port
0	1	Outpu	ıt Port
1	0	TO3	TO1
1	1	TOB	TO7

Port D

		7	6	5	4	3	2	1 1	0
		-	PD6	PD5	PD4		PD2	PD1	PD0
DODTO	245			R/W				R/W	
PORTD	34n	-	0	0	0	-	0	0	0
				Input/Outp	out			Input/Outp	ut
		-	PD6C	PD5C	PD4C	-	PD2C	PD1C	PD0C
PORTD	264	20.16		w				W	
	360	-	0	0	0	_	0	0	0
	(no RMW)		0:	Input 1: C	utput		0:1	nput 1: O	utput
		-	PD6F	PD5F	PD4F	-	PD2F	PD1F	PD0F
DORTO				W				w	
	37h	-	0	0	0	-	0	0	0
Register			0: PORT 1: TI7	0: PORT 1: TI6	0: PORT 1: TO6		0: PORT 1: TI5	0: PORT 1: TI4	0: PORT 1: TO4
	Control Register PORTD Function	PORTD 36h Register (no RMW) PORTD 57h Function 37h	PORTD	PORTD	PORTD 34h - 0 0 1	PORTD 34h	PORTD 34h	PORTD 34h	PORTD 34h

Port E

Symbol	Name	Address	7	6	5	4	3	2	1	0
			-	PE6	PE5	PE4	-	PE2	PE1	PE0
DE	PORTE	204	1/4		R/W				R/W	
PE	PORTE	38h —	_	0	0	0	-	0	0	0
					Input/Outp	ut			Input/Outp	out
	* e-is-magazi		-	PE6C	PE5C	PE4C	-	PE2C	PE1C	PEOC
PECR	PORTE	3Ah			W				W	
PECK	Control Register	J SAN	_	0	0	0	-	0	. 0	. 0
		(no RMW)		0:	nput 1:0	utput		0:	Input 1: 0	utput
			-	PE6F	PE5F	PE4F	-	PE2F	PE1F	PEOF
	DORTE				W				W	
PEFC	PORTE	3Bh	_	0	0	0	-	0	0	0
0	Register	(no RMW)		0: PORT 1: TIB INTB	0: PORT 1: TIA INTA	0: PORT 1: TOA		0: PORT 1: TI9 INT9	0: PORT 1: TI8 INT8	0: PORT 1: TO8

Port F

Symbol	Name	Address	7	6	5	4	3	2	1	0
1000			-	PF6	PF5	PF4	-	PF2	PF1	PF0
PF	PORTF	3Ch			R/W				R/W	
PF	PORIF	3ch	-	0	0	0	-	0	0	0
					Input/Outp	out			Input/Outp	out
			-	PF6C	PF5C	PF4C		PF2C	PF1C	PF0C
PFCR	PORTF	3Eh			W				w	
PFCK	Register	J SEN	_	0	0	0	-	0	0	. 0
	3	(no RMW)		0:1	nput 1:0	utput		0:1	nput 1:0	utput
			-	PF6F	PF5F	PF4F	-	PF2F	PF1F	PF0F
	PORTF				W				w	
PFFC	Function	3Fh	-	0	0	0	-	0	0	0
125701122	Register	(no RMW)		0: PORT 1: CTS1 SCLK1	0: PORT 1: RxD1	0: PORT 1: TxD1		0: PORT 1: CTS0 SCLK0	0: PORT 1: RxD0	0: PORT 1: TxD0

Port G

Symbol	Name	Address	7	6	5	4		3	2	1	0
			PG7	PG6	PG5	PG4		PG3	PG2	PG1	PG0
PG	PORTG	40h					R	ł			
							Inp	out			

Port H

Symbol	Name	Address	7	6	5	4		3	2	1	0				
				_	-	PH4		PH3	PH2	PH1	PHO				
	DODTI.	44h							R/W						
PH	PORTH	44n	-	-	-	0		0	0	0	0				
						Input/Output									
	PORTH Control Register		-	n=0	-	PH4C		PH3C	PH2C	PH1C	PH0				
		166							W						
PHCR		46h	_	-	-	0		0	0	0	0				
		(no RMW)				0: Input 1: Output									
			-	-	-	PH4F		PH3F	PH2F	PH1F	PHO				
	PORTH					W									
PHFC	Function Register	47h (no RMW)	-	_	-	0		0	0	0	0				
						0: PORT 1: INT0	1000	PORT TC3	0: PORT 1: TC2	0: PORT 1: TC1	0: POF 1: TC0				

Port Z

Symbol	Name	Address	7		6		5		4		3		2	1	0
PZ	//===		PZ7		PZ6		PZ5		PZ4		PZ3	T	PZ2	PZ1	PZ0
	DORTZ	coh								R/W					
	PORTZ	68h	0		0		0	ī	0		0		0	0	0
		1 [Input	/Ou	tput				
			PZ7C		PZ6C	-	PZ5C	Ī	PZ4C		PZ3C	-	PZ2C	PZ1C	PZ0C
D7.CD	PORTZ	50.		W											
PZCR	Control Register	6Ah	0		0		0		0		0	. 0	0	0	0
		(no RMW)						(0: Input	1:	Output				

(2) Timer

8-Bit Timer 01, 23

Symbol	Name	Address	7	6	5	4	3	2	1	0					
			1=	-	-	-	T3RUN	T2RUN	T1RUN	TORUN					
	1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-							R/	W						
T8RUN	8 Bit	80h	-	-	-	-	0	0	0	0					
	Timer Control	A72-000.					8 Bi	0: Stop	n / Stop Cor &Clear (Countup)	trol					
TREG0	8 Bit Timer	88h													
IKEGU	Reg. 0	(no RMW)	W Undefined												
	100000000000000000000000000000000000000		-												
TREG1	8 bitTimer	89h	W												
	Reg. 1	(no RMW)													
			T01M1	T01M0	PWM01	PWM00	T1CLK1	T1CLK0	T0CLK1	T0CLK0					
							W								
T01MOD	8 Bit Timer 0, 1 Source CLK	84h	0	0	00: -	0	00: TOOTR	0	0	0					
TOTIVIOD	& MODE		00: 8 bit Ti	00: Reserv	/ed										
			01: 16 bit		01: PWM 10: cycle	2 ⁶ -1 2 ⁷ -1	01: φT1 10: φT16		01: φT1 10: φT4						
		(no RMW)	11: 8 bit P		11:	28-1	11: φT256		11: øT16						
	8 bitTimer Flip-Flop Control	82h	TFF3C1	TFF3C0	TFF3IE	TFF3IS	TFF1C1	TFF1C0	TFF1IE	TFF1IS					
			,	N	R	w	v	v	F	w					
			-	-	0	0	-	-	0	0					
TFFCR			00: Invert		0: Don't	Invert	00: Invert	of grinting and a second	0: Don't	Invert					
	Control		01: SetT F		1: TFF3	0: T2	01: Set TFF		1: TFF1	0: T0 1: T1					
		(no RMW)	10: Clear 1		Enable	1: T3	10: Clear T		Invert Enable	11: 11					
						·	_	1000	1	•					
TREG2	8 Bit Timer	8Ah					w								
	Reg. 2	(no RMW)					efined								
		1000					_		# 1 5 S S S S S S S S S S S S S S S S S S						
TREG3	8 Bit Timer Reg. 3	8Bh		7			w								
		(no RMW)				Und	efined								
			T23M1	T23M0	PWM21	PWM20	T3CLK1	T3CLK0	T2CLK1	T2CLK					
							w								
T23MOD	8 Bit Timer 2, 3 Source CLK	85h	0	0	0	0	0	0	0	0					
12310100	& MODE	0311	00: 8 bit T		00: -		00: TO2TR	G	00: Reser	ved					
			01: 16 bit 10: 8 bit P		01: PWM	26-1 27-1	01: φT1 10: φT16		01: φT1						
		(no RMW)	11: 8 bit P		10: cycle 11:	28-1	11: φT256		10: φT4 11: φT16						
	2 - 100		_	T -	†	-	-	_	TR2DE	TRODE					
									F	w.					
	Timer Reg.			-	-	-	_	-	0	: 0					
TRDC	Double Buffer Control Reg	81h							0: Double Disable 1: Double Enable	e Buffer					

16-Bit Timer Control

Symbol	Name	Address	7	6	5	4	3	2	1	0					
T16RUN		No. 2	PRRUN	-	-	-	TARUN	T8RUN	T6RUN	T4RUN					
			R/W				R/W								
	16 Bit	9Eh	0		-	-	0	0	0	0					
	Timer Control		Prescaler 0: Stop 1: Run				16 8	0: Stop&	in / Stop Coi Clear Countup)	ntrol					
	T4, T6, T8, TA Control	9Fh	-		-	-	DBAEN	DB8EN	DB6EN	DB4EN					
T16CR								R/W							
HOCK			-		-	-	0	0	0	0					
							1: Double Buffer Enable								

16-Bit Timer 4

Symbol	Name	Address	7		6	5		4	3		2	1		0		
	16 Bit Timer	90h	90h													
Reg. 4L	50000	W														
		(no RMW)					_	Unde	fined		-		_			
TREG4H	16 Bit Timer	91h							,	-						
INEG4H	Reg. 4H	(no RMW)	W Undefined													
		(1.0 1)	-				-112	Onde	imeu		-		_			
TREG5L	16 Bit Timer	92h		11			_	v	,							
AND TOTAL	Reg. 5L	(no RMW)						Unde								
			-													
TREG5H 16 Bit Timer Reg. 5H		93h						٧	/							
	Reg. 5H	(no RMW)	Undefined													
									•							
CAP4L	Capture Reg. 4L	94h						F	t							
	neg. 12				- 92			Unde	fined							
	CAP4H Capture Reg. 4H															
CAP4H		95h	R													
			Undefined													
C4.DE1	Capture	051					_									
CAP5L	Reg. 5L	96h	R													
	-			_	_		_	Unde	fined	<u> </u>	- F		_			
CAP5H	Capture	97h														
CAISII	Reg. 5H	9/11	R Undefined													
	-	1		T		CAP4IN	:c		CAP45M	0 :	CLE	T4CL	K1 :	T4CLK		
		F		\dashv		w	Ť			_	R/W	:				
	16 Bit Timer 4	1 -	-		=	-	Ť	0	0		0	0		0		
T4MOD	Source CLK & MODE	98h				0: Soft Capture 1: Don't	Capture Timing Ure 00: Disable Ure 01: TI4 ↑ TI5 ↑ Clear 10: \$\psi T1 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \									
		(no RMW)				care	11	I: TFF1↑	TFFT	_	Enable	11: φT	16			
		L			-	CAP5T4	! (CAP4T4	EQ5T4	į E	Q4T4	TFF4	C1 :	TFF4C		
	16 bitTimer4			_			:		W				V	/		
T4FFCR	Flip-Flop	99h	_	_		0	1	. 0	0		0					
, 1, 10 d. 72.50	Control					TFF4 Inver 0: Trigger 1: Trigger	Dis	able				00: In 01: Se 10: Cl	t TFF	4		
	E	(no RMW)		1								11: Do	n't c	are		

16-Bit Timer 6

Symbol	Name	Address	7	6	5	4	3	2	1	0
1.1000-0-2000-000	16 Bit Timer	A0h				-				
TREG6L	Reg. 6L	10.7074.74.00 100 00.000.000.000.000				v				
		(no RMW)				Unde	fined			
	16 Bit Timer	A1h								
TREG6H	Reg. 6H	(no RMW)				Unde				
		(110 KIVIVV)				Unde -				
TREG7L	16 Bit Timer	A2h					v			
	Reg. 7L	(no RMW)				Unde		/		
							•			
TREG7H	16 Bit Timer Reg. 7H	A3h				٧	v			
	Reg. 7H	(no RMW)				Unde	fined			
						- 1	-			
CAP6L	Capture Reg. 6L	A4h				F	₹			
	Incg. 02					Unde	fined			
	Capture						-			
CAP6H	Reg. 6H	A5h					R			
						Unde	fined			
	Capture	4.51								
CAP7L	Reg. 7L	A6h					R efined			<u> </u>
		 					- Tinea			
CAP7H	Capture	A7h					- R			
CALTI	Reg. 7H						fined			
			CAP7T7	EQ7T7	CAP6IN		CAP67M0	CLE	T6CLK1	T6CLK0
	4		R	w	W			R/W	*	•
	16 Bit Timer 6		0	0	0	0	0	0	0	0
T6MOD	Source CLK & MODE	A8h (no RMW)	TFF7 INV T 0: TRG Dis 1: TRG End	able	0: Soft Capture 1: Don't care	Capture Ti 00: Disabl 01: TI6↑ 10: TI6↑ 11: TFF1↑	e TI7↑ TI6↓	1: UC6 Clear Enable	Source Clo 00: Tl6 01: φT1 10: φT4 11: φT16	ock
			TFF7C1	TFF7C0	CAP7T6	CAP6T6	EQ7T6	EQ6T6	TFF6C1	TFF6C0
		4		w		R	w		,	W
TEEECD	16 Bit Timer6	AOb	0	0	0	0	0	0	-	-
T6FFCR	Flip-Flop Control	A9h	00: Invert 01: Set TF 10: Clear	F7 TFF7	TFF6 Inver 0: Trigger 1: Trigger	Disable			00: Invert 01: Set TF 10: Clear	F6 TFF6
		(no RMW)	11: Don't	care	1				11: Don't	care

16-Bit Timer 8

Symbol	Name	Address	7		6	5	4	3	2	1	0
	16 BitTimer	B0h									
TREG8L	Reg. 8L	7.534		-			V				
		(no RMW)			_		Unde	fined			-
TREG8H	16 BitTimer	B1h						- V			
IKEGON	Reg. 8H	(no RMW)					Unde	7/2			
		(1.0 1)	-					- Inted			
TREG9L	16 BitTimer	B2h						v			
INCOSE	Reg. 9L	(no RMW)						fined			
	<u> </u>							-			
TREG9H	16 BitTimer	B3h	547	(c)	576.		v	v			-5
	Reg. 9H	(no RMW)					Unde	fined			
	Kal M							-3	11		
CAP8L	Capture Reg. 8L	B4h						R			
	neg. oz						Unde	fined			
	Cantura							-			
CAP8H	Capture Reg. 8H	B5h						R			
							Unde	fined			
	Capture	l						-			
CAP9L	Reg. 9L	B6h						R			
		-	-	-	_		Unde	fined			-
САР9Н	Capture	B7h						R			
CAPSH	Reg. 9H	6/11 -						fined			
	-	1				CAP8IN		CAP89M0	CLE	T8CLK1	: T8CLK
		1 F		+-		W	CATOSIVIT	CAI OSIVIO	R/W	TOCERT	· TOCER
	16 Bit Timer 8			+-	-1:	0	0	. 0	: 0	: 0	: 0
T8MOD	Source CLK & MODE	B8h (no RMW)				0: Soft Capture	Capture Ti 00: Disabl 01: TI8 ↑ 10: TI8 ↑ 11: TFF1 ↑	ming e TI9↑	1: UC8 Clear Enable	Source Clo 01: φT1 10: φT4 11: φT16	
91	1		_		_	CAP9T8	CAP8T8	EQ9T8	EQ8T8	TFF8C1	TFF8C
							R	w			w
	16 BitTimer8	nc:	-		_	0	0	0	0	-	-
T8FFCR	Flip-Flop Control	(no RMW)				TFF8 Inver 0: Trigger 1: Trigger	Disable			00: Invert 01: Set TF 10: Clear 11: Don't	F8 TFF8

16-Bit Timer A

Symbol	Name	Address	7	6	5	4	3	2	1	0
	16 Bit Timer	C0h					_			
TREGAL	Reg. AL	1755.00				·	N			
		(no RMW)				Unde	efined			
	16 Bit Timer	C1h					-			
TREGAH	Reg. AH	NE ARCHITOTECTS					<i>N</i>			
		(no RMW)					efined			
	46 B': T'	C2h					-			
TREGBL	16 Bit Timer	(no RMW)					N .			
		(no kivivv)				Unde	efined			
TRECRU	16 Bit Timer	C3h	1970				-			
TREGBH	Reg. BH	(no RMW)					<u>v</u>		v	
		(no kivivv)				Unde	efined			
	Capture									
CAPAL	Reg. AL	C4h					R			
						Unde	efined			
	Capture									
CAPAH	Reg. AH	C5h			-		R			
		-					efined			
CARRI	Capture	cch								
CAPBL	Reg. BL	C6h					R			
					o-rod ska		efined			
САРВН	Capture	C7h					R R			
CAPBI	Reg. BH	C/II					efined			
	-	1	САРВТВ	EQBTB	CAPAIN		CAPABM0	CLE	TACLK1	TACLK
					W	CAPABIVIT	CAPABIVIO	•	HACEKT	HACLK
			0	W 0	0	0	. 0	R/W : 0	. 0	. 0
TAMOD	16 Bit Timer A Source CLK	C8h	TFFB INV T		0: Soft	Capture T			Source Clo	
TAIVIOD	& MODE	Con	0: TRG Disa			e:00: Disabl		1: UCA	00: TIA	JCK
			1: TRG Ena		1: Don't	01: TIA↑	TIB ↑	Clear	01: φT1	
		(DAMAN			care	10: TIA↑	TIA	Enable	10: øT4	
		(no RMW)				11:TFF1 ↑			11: ¢T16	
			TFFBC1	TFFBC0	CAPBTA	CAPATA	EQBTA	EQATA	TFFAC1	TFFAC
			V				w		,	W
	16 Bit Timer A		0	0	0	0	0	0	-	-
TAFFCR	Flip-Flop	C9h	00: Invert	TFFB	TFFA Inve	rt Trigger			00: Invert	TFFA
	Control		01: SetT FF		0: Trigger	Disable			01: Set TF	
			10: Clear T		1: Trigger				10: Clear	TFFA
		(no RMW)	11: Don't	are					11: Don't	care

(3) Watchdog timer

Symbol	Name	Address	7	6		5	4	3	2	1	0
			WDTE	WDT	۲1 ۱	VDTP0	-	HALTM1	HALTM0	-	DRVE
	1			R/W		77.50			R/W		R/W
			1	0		0	0	0	0	0	0
WDMOD	Watch Dog Timer Mode	110h	1: WDT Enable	01: 10:	216/fc 218/fc 220/fc 222/fc		Fix to "0"	Standby M 00: Run M 01: Stop N 10: IDLE N 11: (Reser	ode 1ode 1ode	Fix to "0"	1: Drive pin in STOP mode.
	WatchDog					_					
WDCR	TimerControl	111h					**	N			
	Register							-			
	Series Contraction (B1h	: WDT	Disable Code	4Eh: WD	T Clear Cod	le	

(4) Clock control

Symbol	Name	Address	7	6	5	4	3	2	1		0
			-	-	-	WARM	-	CLKOE	-		-
				-10:2	-	R/W		R/W			
		1 [_	_	_	0	_	1	0		0
CLKMOD	Clock Mode	10Ah				Warming up time 0: 2 ¹⁵ /fc 1: 2 ¹⁷ /fc		CLK Output Enable 0: High Z 1: out	Fix to "	0"	

(5) Serial channels

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial		RB7 TB7	RB6 TB6	RB5 TB5	RB4 TB4	RB3 TB3	RB2 TB2	RB1 TB1	RB0 TB0
SC0BUF	Channel 0 Buffer	D0h			R (Re	ceiving)/V	V (Transmiss	ion)		
	Burrer	(no RMW)				Unde	fined			
			RB8	EVEN	PE	OERR	PERR	FERR	SCLK	IOC
			R	R/	w	R (Cle	ar 0 after rea	ading)	R	w
	Serial		-	0	0	0	0	0	0	0
SCOCR	Channel 0	D1h	Receive	Parity	Parity		1: Error		0: SCLK0	0: Baud rate
	Control		Data bit 8	1: Even	Addition 0: Disable 1: Enable	Overrun	Parity	Framing	1: SCLK0 ↓	genera. 1: SCLK0 Pin input
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
						R/	W			
	Serial	- [Undefi.	0	0	0	0	0	0	0
SCOMOD	Channel 0 Mode	D2h	Trans- mission Data bit 8	0: CTS Disable 1: CTS Enable	1: Receive	up	00: I/O inte 01: UART 7 10: UART 8 11: UART 9	7 bit 3 bit	00: TO2 Tr 01: baudra genera 10: Interna 11: Extern SCLK0	ate ator al clock ph1
			-	-	BR0CK1	BR0CK0	BR0S3	BR0S2	BR0S1	BR0S0
							R/	W		
BROCR	Baud Rate	D3h	0	-	0	0	0	0	0	0
BRUCK	Channel 0	DSn	Fix to "0"		00: φT0 (4, 01: φT2 (10 10: φT8 (6, 11: φT32 (6/fc) 4/fc)	Set of the I 0000: 16 di 0001: Don' 0010 → 11	visions 't set	* 0.000 (0.00)	
	20000		RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
SC1BUF	Serial Channel 1	D4h	TB7	TB6	TB5	TB4	TB3	TB2	TB1	TB0
50.50.	Buffer				R (Re		V (Transmiss	sion)		
				1			fined		1	1
			RB8	EVEN	PE	OERR	PERR	FERR	SCLK	IOC
			R		W		ar 0 after re		+	·W
VC 0000440011040	Serial	5000,000		0	0	0	0	0	0	0
SC1CR	Channel 1 Control	D5h	Receive Data bit 8	Parity 0: Odd 1: Even	Parity Addition 0: Disable 1: Enable	Overrun	1: Error Parity	Framing	0: SCLK1 ↑ 1: SCLK1	0: Baud rate genera 1: SCLK0 Pin input
			TB8	CTSE	RXE	WU	SM1	SMO	SC1	SC0
						R	w			
	Serial		Undefi.	0	0	0	0	0	0	0
SC1MOD	Channel 1 Mode	D6h	Trans- mission Data bit 8	1: CTS Enable	1: Receive Enable	up	00: I/O into 01: UART 10: UART 11: UART	7 bit 8 bit	00: TO2 Tr 01: baudr genera 10: Intern 11: Extern clockS	ate ator al clock ph1 al
			_	-	BR1CK1	BR1CK0	BR1S3	BR1S2	BR1S1	BR1S0
							R/	w		
DD1CD	Baud Rate	Dak	0	-	0	0	0	0	0	0
BR1CR	Channel 1	D3h	Fix to "0"		00: φT0 (4 01: φT2 (1 10: φT8 (6 11: φT32 (6/fc) 4/fc)	Set of the 0000: 16 d 0001: Don 0010 → 11	ivisions 't set		

(6) AD converter

Symbol	Name	Address	7	6	5	4	3	2	1	0
			EOCF	ADBF	-	-	-	RPT	SCAN	ADS
				R					R/W	
	AD		0	0	0	-	-	0	0	0
ADMOD1	Mode Reg. 1	128h	0: Busy or Stop 1: End	0: Stop 1: Busy	Fix to "0"			Repeat Mode 0: Once 1: Repeat	Scan Mode 0: Settle 1: Scan	0: – 1: Run Conve
			VREFON	-	SPEED1	SPEED0	-	ADCH2	ADCH1	ADCH0
		1	R/W		R/	w			R/W	
	52250	1	1	-	0	0	-	0	0	0
ADMOD2	AD Mode Reg. 2	129h	off	Resistance Resistance	SpeedSelect 00: 160 sta 01: 320 sta 10: 640 sta 11: 1280 st	ite ite ite		(See belov	v)	
	AD Result		ADR01	ADR00	-	-	-	-	-	-
ADREG04L	Reg 0/4	120h				F	1			
	Low		Unde	efined	-	-	-	-	-	-
Activities and a second second	AD Result		ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
ADREG04H	Reg 0/4	121h				F	2			
	High					Unde	fined	110,000 0 0 0 0 0 0		
	AD Result		ADR11	ADR10	-	-	-	-	-	-
ADREG15L	Reg 1/5	122h				F	1			
	Low		Unde	efined	-	-	-	-	- ,	-
	AD Result		ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12
ADREG15H	Reg 1/5	123h				F	₹			
	High					Unde	fined			
	AD Result		ADR21	ADR20	-	-	-	-	-	-
ADREG26L	Reg 2/6	124h				F	?			
	Low		Unde	efined	-	-	-	-	-	-
	AD Result		ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
ADREG26H	Reg 2/6	125h		***************************************		F	₹			
	High					Unde	fined		10	
	AD Result		ADR31	ADR30	-	-	-	-		-
ADREG37L	Reg 3/7	126h				ı	₹			
	Low		Und	efined	-	-	-	-	-	-
	AD Result		ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32
ADREG37H	Reg 3/7	127h				1	₹			
	High					Unde	fined			

SCAN ADCH [2:0]	0	1
000	AN0	AN0
001	AN1	AN0 → AN1
010	AN2	AN0 → AN1 → AN2
011	AN3	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$
100	AN4	AN4
101	AN5	AN4 → AN5
110	AN6	$AN4 \rightarrow AN5 \rightarrow AN6$
111	AN7	$AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7$

(7) DA converter

Symbol	Name	Address	7		6		5		4		3		2		1		0
					-					=	N. 2-1-1-1				17-20-20-20-20-20-20-20-20-20-20-20-20-20-		
DAREG0	DA Conversion	130h								W							
DAKEGO	Reg. 0	13011							Un	defin	ed						
		(no RMW)	D	A con	versio	n star	tat DA	REG) inpu	t, and	intim	e the	datais	send	to DAO	UTO).
-50%			11000							_							
DAREG1	DA Conversion	131h			-1-1	-2.5347				W							
DAKEGI	Reg. 1	13111	ma eso		120-23				Un	defin	ed				74.12.22.2		
		(no RMW)	D	A con	versio	n star	tat DA	AREG	1 inpu	t, and	intim	e the	datais	send	to DAO	UT1	
			-		40		-		_		-		-	- 1	DA1DR	1	DA0DR
															F	w	
DADRV	DA Drive	132h	_		-		-		-		19		-		0		0
	Register														High-Z Conver Output	sior	n Data

(8) Interrupt controller

Symbol	Name	Address	7	6	5	4	3	2	1	0
				INT	AD			IN	ТО	
INITEGAD	INTO & INTAD	F0b	IADC	IADM2	IADM1	IADM0	IOC	10M2	I0M1	IOMO
INTE0AD	Enable	F0h	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
				IN.	T5			IN	T4	
INITEAE	INT4 & INT5	E0h	I5C	15M2	I5M1	15M0	I4C	14M2	I4M1	14M0
INTE45	Enable	EUN	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
				IN.	T7			IN	T6	
INTE67	INT6 & INT7	E1h	17C	17M2	17M1	17M0	16C	16M2	16M1	16M0
INTEO	Enable	[R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
				IN.	Т9			IN	T8	
1117500	INT8 & INT9	F21-	19C	19M2	19M1	19M0	I8C	18M2	18M1	18M0
INTE89	Enable	E2h	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
			1000	IN:	ТВ			IN	TA	3-763-6
INITEAD	INTA & INTB	F21-	IBC	IBM2	IBM1	IBM0	IAC	IAM2	IAM1	IAM0
INTEAB	Enable	E3h	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
				INTT1 (Timer1)			INTTO (Timer0)	
INITETOA	INTTO & INTT1	E4h	IT1C	IT1M2	IT1M1	IT1M0	IT0C	IT0M2	IT0M1	ITOMO
INTET01	Enable	E4h	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
			71-67	INTT3 (Timer3)			INTT2 (Timer2)	
	INTT2 & INTT3		IT3C	IT3M2	IT3M1	IT3M0	IT2C	IT2M2	IT2M1	IT2M0
INTET23	Enable	E5h	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
780-5				INTTR5	(TREG5)			INTTR4	(TREG4)	•
	INTTR4 &	5.51	IT5C	IT5M2	IT5M1	IT5M0	IT4C	IT4M2	IT4M1	IT4M0
INTET45	INTTR5 Enable	E6h	R		R/W	•	R		R/W	
			0	0	0	0	0	0	0	0
				INTTR7	(TREG7)			INTTR6	(TREG6)	
	INTTR6 &		IT7C	IT7M2	IT7M1	IT7M0	IT6C	IT6M2	IT6M1	IT6M0
INTET67	INTTR7 Enable	E7h	R		R/W		R		R/W	
	Lindbic		0	0	0	. 0	0	0	. 0	:
	-			INTTR9	(TREG9)	direction .		INTTR8	(TREG8)	
	INTTR8 &	FOL	IT9C	IT9M2	IT9M1	IT9M0	IT8C	IT8M2	IT8M1	IT8M0
INTET89	INTTR9 Enable	E8h	R		R/W		R		R/W	*/
	Lilabic	ľ	0	0	0	0	0	0	0	0
				INTTRB	(TREGB)			INTTRA	(TREGA)	
1002012	INTTRA &		ITBC	: ITBM2	ITBM1	: ITBM0	ITAC	ITAM2	ITAM1	: ITAM0
INTETAB	INTTRB Enable	E9h	R		R/W	•	R	:	R/W	•
	Lilabie		0	0	. 0	0	0	0	0	0
11.17				INT	TX0	-		INT	RX0	
No. (Galarise) rices	INTRX0 &	SACHERA SACHERA	ITX0C		ITX0M1	: ITX0M0	IRX0C		IRX0M1	IRXOMO
INTESO	INTTX0	EAh	R		R/W		R	:	R/W	:
	Enable		0	0	. 0	0	0	0	: 0	. 0

Symbol	Name	Address	7	6	5	4	3	2	1	0
				INT	TX1			INT	RX1	
WITTER	INTRX1 &		ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
INTES1	INTTX1 Enable	EBh	R		R/W		R		R/W	
	Lindoic		0	0	0	0	0	0	0	0
				INT	TC1			INT	TC0	
INITETEOA	INTTCO &	F.C.	ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITC0M1	ITC0M0
INTETC01	INTTC1 Enable	ECh	R		R/W		R		R/W	
	Lindbie		0	0	0	0	0	0	0	0
				INT	TC3			INT	TC2	
INITETECOO	INTTC2 &		ITC3C	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	ITC2M1	ITC2M0
INTETC23	INTTC3 Enable	EDh	R		R/W		R		R/W	
	Lilabic		0	0	0	0	0	0	0	0
				INT	TC5			INT	TC4	
INITETCAE	INTTC4 &		ITC5C	ITC5M2	ITC5M1	ITC5M0	ITC4C	ITC4M2	ITC4M1	ITC4M0
INTETC45	INTTC5 Enable	EEh	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
				INT	TC7			INT	TC6	
INITETECT	INTTC6 &	EFh	ITC7C	ITC7M2	ITC7M1	ITC7M0	ITC6C	ITC6M2	ITC6M1	ITC6M0
INTETC67	Enable	EFN	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
				N	MI			INT	WD	
NITNIN <i>A</i> NA/PT	NMI & INTWD	F7h	ITCNM	-	-	-	ITCWD	-	-	-
NTNMWDT	Enable	F/n	R				R			
			0	_	-	-	0	-	-	-

lxxM2	IxxM1	lxxM0	Function (Write)
0	0	0	Disables interrupt request.
0	0	1	Sets interrupt request level to "1".
0	1	0	Sets interrupt request level to "2".
0	1	1	Sets interrupt request level to "3".
1	0	0	Sets interrupt request level to "4".
1	0	1	Sets interrupt request level to "5".
1	1	0	Sets interrupt request level to "6".
1	1	1	Disables interrupt request.

Symbol	Name	Address	7	6	5		4	3		2		1	1	0
			-	-	_		_	-		-		IOLE		NMIREE
													₹/W	
	1000227-00000-0000		-	-			-	-		-		0		0
IIMC	INTerrupt Input Mode control	F6h								12.2	1:	INTO edge mode INTO	1	Oper- ate even
	k	(no RMW)				į			i		20	level mode		rise edge

Symbol	Name	Address	7	6	5	4	3	2	1		0
	Interrupt					Interrup	t Vector				
INTCLR	Clear	F8h	0	0	0	0	0	0	0		0
	Control	(no RMW)				٧	٧				
							DMA0 Sta	art Vector			
DMA0V	DMA 0 Start	100h	-	-	DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V	1 DI	MA0V
DIVIAUV	Vector	1 10011					R/	W			
	West very		-	-	0	0	0	0	0		0
							DMA1 Sta	art Vector			
DMA1V	DMA 1 Start	101h		-	DMA1V5	DMA1V4	DMA1V3	DMA0V2	DMA1V	1 DI	MA1V
DIVIATV	Vector	1 10111					R/	W			
			-	_	0	0	0	0	0		0
							DMA2 Sta	art Vector			
DMA2V	DMA 2 Start	102h	-	_	DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V	1 D	MA2V
DIVIAZV	Vector	10211					R/	W			
			-	-	0	0	0	0	0		0
	DMA 3 Start Vector	103h					DMA3 St	art Vector			
DMA3V			-	-	DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V	1 D	MA3V
DIVIASV							R/	w			
			-	-	0	0	0	0	0	0	0
DMA4V		104h					DMA4 St	art Vector			
	DMA 4 Start		-		DMA4V5	DMA4V4	DMA4V3	DMA4V2	DMA4V	1 D	MA4V
21111111	Vector				<u> </u>		R/	W			
			-	-	0	0	0	0	0		0
	DMA 5 Start Vector	105h						art Vector			
DMA5V			 .	-	DMA5V5	DMA5V4	DMA5V3	DMA5V2	DMA5V	1 D	MA5V
								w			
				-	0	0	0	0	0		0
	DMA 6	106h		<u> </u>	<u> </u>			art Vector			
DMA6V	Start		-		DMA6V5	: DMA6V4	DMA6V3	DMA6V2	: DMA6V	1 D	MA6V
	Vector							w			
					0	0	0	0	0		0
	DMA 7							art Vector			
DMA7V	Start	107h		-	DMA7V5	DMA7V4	DMA7V3		DMA7V	1 D	MA7V
	Vector	V 0.000 110-000		<u> </u>	<u> </u>			w			
			1 0 [0	0	0	0	0		0
							Burst				
DMAB	DMA	108h	DBST7	DBST6	DBST5	DBST4	DBST3	DBST2	DBST1		DBST0
	Burst						w				
			0	0	0	0	0	0	0		0
							Request				
DMAR	DMA	109h	DREQ7	DREQ6	DREQ5	DREQ4	DREQ3	DREQ2	DREQ1	ι	DREQ0
	Request	5090000					w				
		(no RMW)	0	0	0	0	0	0	0		0

(9) Memory controller

Symbol	Name	Address	7	6	5	4	3	2	1	0
			_	B0WW2	B0WW1	B0WW0	-	B0WR2	B0WR1	B0WR0
	Block 0				W				W	
			-	0	1	0	-	0	1	0
BOCSL	CS/WAIT Control reg. L	140h (no RMW)	and Maria en en en	001: 0 wait 010: 1 wait 011: N wait others: (Res	110: 3			001: 0 wai 010: 1 wai 011: N wa others: (Re	W 1 101: 2 110: 3 served) B0BUS1	
			BOE	-	-	BOREC	B00M1	воомо	B0BUS1	B0BUS0
			W			W		1	W	
	Block 0		0	-	-	0	0	0	0	0
BOCSH	CS/WAIT Control reg. H	141h (no RMW)	CS select 1:enable 0:disable			Recovery 0:0 state 1:1 state	00: SRAM/ 01: (Reser- 10: (Reser- 11: (Reser-	ved) ved)	00: 8 bit 01: 16 bit 10: 32 bit 11: (Reserv	ved)
	WW 2570 97		M0V20	M0V19	M0V18	M0V17	M0V16	M0V15	M0V14-V9	M0V8
MAMRO	Memory Start	142h				R.	w			
IVIAIVIKU	Address Mask reg. 0	142h	1	1	1	1	1	1	1	1
					0: Comp	are enable	1: Compar	e disable		
	Memory Start Address reg. 0	THE CONTRACTOR OF THE PARTY OF	M0S23	M0S22	M0S21	M0S20	M0S19	M0S18	M0S17	M0S16
						R	w			
MSAR0			1	1	1	1	1	1	1	1
	l eg. c				Se	t start addr	ess A23 to A	16		
	Block 1		-	B1WW2	B1WW1	B1WW0	: -	B1WR2	B1WR1	B1WR0
					W				W	
			-	0	1	0	-	0	1	0
B1CSL	CS/WAIT Control reg. L	(no RMW)		001: 0 wait 010: 1 wait 011: N wait others: (Re	110: 3			001: 0 wai 010: 1 wai 011: N wa others: (Re	it 110: 3 it	
			B1E	-	-	B1REC	B10M1	B10M0	B1BUS1	B1BUS(
			W			W		,	W	
20022200	Block 1		0	-	-	0	0	0	0	0
B1CSH	CS/WAIT Control reg. H	(no RMW)	CS select 1:enable 0:disable			Recovery 0:0 state 1:1 state	00: SRAM 01: (Reser 10: DRAM 11: (Reser	ved) I	10: 32 bit	ved)
			M1V21	M1V20	M1V19	M1V18	M1V17	: M1V16	M1V15-V9	M1V8
	Memory Start	4.00		actions are and 2		R	w			**************************************
MAMR1	Address Mask	146h	1	1	1	1 1	1	1	1	1
	reg. 1			•	0: Comp	are enable	1: Compa	re disable	-	
			M1523	M1522	M1521	M1520	M1519		M1S17	M1S16
	Memory Start			•	e on our semple.	-	w		•	
MSAR1	Address	147h	1	1	1	1	1 1	1	1	1
	reg. 1					t start addr			· · · ·	

Symbol	Name	Address	7	6	5	4	3	2	1	0
			-	B2WW2	B2WW1	B2WW0	-	B2WR2	B2WR1	B2WR0
					w				W	
Pacel	Block 2		-	0	1	0	-	0	1	0
B2CSL	CS/WAIT Control reg. L	148h (no RMW)		001: 0 wait 010: 1 wait 011: N wait others: (Re	110: 3			001: 0 wai 010: 1 wai 011: N wa others: (Re	B2WR1 W 1 101: 2 v 110: 3 v t served) B2BUS1 V 0 00: 8 bit 01: 16 bit 10: 32 bit 11: (Reserve M2V16 1 M2S17 1 B3WR1 W 1 101: 2 v 110: 3 v t tserved) B3BUS1	
			B2E	B2M	_	B2REC	B2OM1	B2OM0	B2BUS1	B2BUS0
			١	N		w		· \	N	
	Block 2		1	0	=	0	. 0	. 0	. 0	. 0
B2CSH	CS/WAIT Control reg. H	149h (no RMW)		0: 16MB 1: Sets area.		Recovery 0:0 state 1:1 state	00: SRAM, 01: (Reser 10: (Reser 11: (Reser	ved) ved)	01: 16 bit 10: 32 bit	ved)
			M2V22	M2V21	M2V20	M2V19	M2V18	M2V17	M2V16	: M2V15
	Memory Start Address Mask reg. 2	14Ah				R	w	-	*	
MAMR2			1	1	1	1	1	1	1	1
					0: Comp	are enable	1: Compar	e disable		
		148h	M2523	M2S22	M2521	M2520	M2519	M2518	M2S17	M2516
	Memory Start					R	w			
MSAR2	Address reg. 2		1	1	1	1	1	1	1	1
					Se	t start addr	ess A23 to A	16		
	Block 3		/ _ /	B3WW2	B3WW1	B3WW0	-	B3WR2	B3WR1	BOWRO
					W				W	
D2CCI		14Ch	1	0	1	0	-	0	1	0
B3CSL	CS/WAIT Control reg. L	(no RMW)	1755	001: 0 wait 010: 1 wait 011: N wai others: (Re	t 110:3	2 wait 3 wait		001: 0 wai 010: 1 wai 011: N wai others: (R	it 110:3 it	
			B3E	-	-	B3REC	B3OM1	ВЗОМ0	B3BUS1	B3BUS0
	l .		W		•	W			w	
	Block 3		0	-	-	0	0	0	0	0
B3CSH	CS/WAIT Control reg. H	(no RMW)	CS select 1: enable 0: disable			Recovery 0:0 state 1:1 state	00: SRAM 01: (Reser 10: DRAM 11: (Reser	ved) I	d) 01: 16 bit 10: 32 bit	
			M3V22	M3V21	M3V20	M3V19	: M3V18	: M3V17	M3V16	: M3V15
	Memory Start	4.451				R	w	-	•	
MAMR3	Address Mask reg. 3	14Eh	1	1	1	1	1	1	1	1
	leg. 5				0: Comp	are enable	1: Compa	re disable	•	•
			M3523	M3S22	M3S21	M3S20	M3S19	-,	M3S17	M3S16
	Memory Start					R	W			
MSAR3	Address reg. 3	14Fh	1	1	1	1	1	1	1	1
	1.09.5				S	et start addr	ess A23 to A	16	-	*

Symbol	Name	Address	7	6	5	4	3	2	1	0	
			-	B4WW2	B4WW1	B4WW0	-	B4WR2	B4WR1	B4WR0	
					w	•			w		
1	Block 4	192	-	0	1	0	-	0	1	0	
B4CSL	CS/WAIT Control reg. L	150h (no RMW)		001: 0 wait 010: 1 wait 011: N wait others: (Re	110: 3	NET THE ST		001: 0 wait 010: 1 wait 011: N wai others: (Re	W 1 101: 2: 110: 3: 1		
			B4E	-	-	B4REC	B4OM1	B4OM0	B4BUS1	B4BUS0	
			W			W		٧	٧		
	Block 4	10000000	0	-	; =	0	0	0	0	0	
B4CSH	CS/WAIT Control reg. H	151h (no RMW)	CS select 1: enable 0: disable			0:0 state	00: SRAM 01: (Reser 10: (Reser 11: (Reser	ved) ved)		ved)	
	AND AND AND AND AND		M3V22	M3V21	M3V20	M3V19	M3V18	M3V17	M3V16	M3V15	
MAMR4	Memory Start Address Mask	152h				R/	W				
IVIAIVIN4	reg. 4	13211	1	1	1	1	1	1	1	1	
					0: Comp	are enable	1: Compar	e disable			
	Memory Start Address reg.4	153h	M3523	M3S22	M3521	M3S20	M3S19	M3S18	M3S17	M3S16	
MSAR4				-		R/	W				
WIJAN4			1	1	1	1	1	1	1	1	
					Se	t start addr	ess A23 to A	.16			
	Block 5 CS/WAIT Control reg. L	154h	-	B5WW2	B5WW1	B5WW0		B5WR2	B5WR1	B5WR0	
				<u> </u>	W				W		
B5CSL			-	0	1	0	-	0		0	
bocse		(no RMW)		010: 1 wait 110: 3 wait 01 011: N wait 01				001: 0 wai 010: 1 wai 011: N wai others: (Re	10: 1 wait 110: 3 wait		
	Block 5 CS/WAIT Control reg. H		B5E	-	-	B5REC	B5OM1	B5OM0	B5BUS1	B5BUS0	
			W			W		,	N		
12423227			0	-	-	0	0	0	0	0	
B5CSH		155h (no RMW)	CS select 1: enable 0: disable			Recovery 0:0 state 1:1 state	00: SRAM 01: (Reser 10: (Reser 11: (Reser	ved) ved)	01: 16 bit 10: 32 bit		
	Memory Start		M5V22	M5V21	M5V20	M5V19	M5V18	M5V17	M5V16	M5V15	
MAMR5	Address Mask	156h					w				
IVIAIVIII	reg. 5	130.1	1	1	1	1	1	1	1	1	
						are enable			107		
			M5S23	M5S22	M5S21	M5S20	M5S19	M5S18	M5S17	M5S16	
MSAR5	Memory Start Address	157h					w				
Wishits	reg. 5	13711	1	1 1	1	1	1	1	1	1	
U	1 22				Se	et start addr	ess A23 to A				
			-	-	-	OPGE	OPWR1	OPWR0	PR1	PR0	
6		1						R/W			
	Page POM		-	-	-	0	0	0		0	
PMEMCR	Page ROM Control reg.	ontrol 166h				access 0: Disable	01: 2 CLK	(n-1-1-1 mode (n-2-2-2 mode (n-3-3-3 mode	page) 00: 64 Byt) 01: 32 Byt	e e e	

(10) DRAM controller

Symbol	Name	Address	7	6	5	4 .	3	2	1	0	
			SFRC0	-	BRM0	-	MUXE0	MUXW01	MUXW00	MAC0	
			RW								
			1	-	0	_	0	0	0	0	
DRAM0CRL	DRAM 0 Control Register L	SFRC0	00: 8 bit	ed length	memory access control 0: Disable 1: Enable						
			P0WW1	P0WW0	P0WR1	P0WR0	PGE0	-	-	-	
					R/W						
	DRAM 0		1	0	1	0	0	-	-	-	
DRAM0CRH	Control Register H	161h	01: 1wait(10: 2wait(n-2-2-2 mode n-3-3-3 mode	01: 1wait(10: 2wait(n-2-2-2 mode) n-3-3-3 mode)	page access				
	DRAM 1 Control Register L	1 62 h	SFRC1	-	BRM1	-	MUXE1	MUXW11	MUXW10	MAC1	
				•		R/	w		•		
			1	-	0	-	0	0	0	0	
DRAM1CRL			refresh 0: Exec.		release mode control 0: Rele. 1: Not		multiplex 0: disable	00: 8 bit	ed length	memory access control 0: Disable 1: Enable	
	DRAM 1 Control Register H		P1WW1	P1WW0	P1WR1	P1WR0	PGE1	-	-	-	
		163h			R/W						
			1	0	1	0	0	-	-	-	
DRAM1CRH			01: 1wait (10: 2wait (n-2-2-2 mode n-3-3-3 mode	01: 1wait	n-2-2-2 mode n-3-3-3 mode	page access				
			DM0	RS02	RS01	RS00	RW02	RW01	RW00	RC0	
						R	W				
	DRAM 0		0	0	0	0	0	0	0	0	
DRAMOREF	Refresh Control	164h	cycle 0: Prohibit	000: 001: 010:	78 100: 2 154 101: 3 188 110: 3	246 302 308	000: 2 001: 3 010: 4	100: 6 101: 7 110: 8		Refresh cycle 0: Not insert 1: insert	
			DM1	RS12	RS11	RS10	RW12	RW11	RW10	RC1	
					- 100	R	W	41-427-25-41			
	DRAM 1		0	0	0	0	0	0	0	0	
DRAM1REF	Refresh Control	fresh 165h	Dummy cycle 0: Prohibit 1: Execute	000: 001: 010:	78 100: 3 154 101: 3 188 110: 3	246 302	Refresh cy 000: 2 001: 3 010: 4	100: 6	,	Refresh cycle 0: Not insert	
			10001007	011:	226 111: 3	384	011: 5	111:9)	1: insert	

6. Port Section Equivalent Circuit Diagram


• Reading the circuit diagram

Basically, the gate symbols written are the same as those used for the standard CMOS logic IC (74HCxx) series.


The dedicated signal is described below.

STOP: This signal becomes active "1" when the halt mode setting register is set to the STOP mode (WDMOD<HALTM1:0> = 0, 1) and the CPU executes the HALT instruction. When the drive enable bit WDMOD<DRVE> is set to "1", however, STOP remains at "0".


- The input protection resistance ranges from several tens ohms to several hundreds of ohms.
- P0 (D0 to D7), P1 (D8 to D15), P2 (D16 to D23), P3 (D24 to D31), P4 (A0 to A7), P5 (A8 to A15), P6 (A16 to A23), P75 (BUSRQ), P86 (WAIT), PC, PD, PE, PF6 (CTS1, SCLK1), PF5 (RXD1), PF2 (CTS0, SCLK0), PF1 (RXD0), (PH0 to 3), PZ




■ P76 (BUSAK), (P70 to P74), (P80 to P85)




■ PF0 (TXD0), PF4 (TXD1)



■ PG (AN0 to 7)




■ PH4 (INT0)




TOSHIBA


■ RESET



■ X1, X2



■ VREFH, VREFL




■ NMI



■ WDTOUT



■ CLK



■ (AM0 to AM1), (TEST0 to TEST1)



7. Care Points and Restriction

- (1) Special expression
 - [1] Explanation of a built-in I/O register: Register symbol <Bit Symbol> example: T8RUN<T0RUN>...Bit T0RUN of register T8RUN
 - [2] Read-modify-write instructions

An instruction which CPU executes following by one instruction.

example1: SET 3, (T8RUN) ...set bit3 of TRUN

example2: INC 1, (100H) ...increment the data of 100H

• The read-modify-write instructions in the TLCS-900

SET imm, mem , RES imm, mem CHG imm, mem , TSET imm, mem INC imm, mem , DEC imm, mem RLD A, mem , ADD imm, reg

(2) Care points

[1] Watchdog timer

As the watchdog timer is enabled after a reset, disable the watchdog timer when it is not required.

Note that during bus release, the I/O block including the watchdog timer, still operate.

- [2] When releasing the external reset using "built-in clock doubler" until the internal reset is released, the requiring time to stabilize the circuit is automatically set. See section 3.1.2 "Reset Operation" for details. Also when releasing standby mode in STOP mode using an interrupt until the internal circuit starts the operation, the stable time of the oscillator is automatically input. See section 3.4 "Standby Function (3) STOP mode" for details.
- [3] Undefined bit in the built-in I/O register
 When reading the undefined bit in the built-in I/O register, the undefined value is output.
 Thus, when creating program, it should not be depending on this bit condition.
- [4] Setting data bus

When starting up with 8 bit data bus by setting AM0 and AM1 pin after the reset is released, the upper data bus is set to input port, thus, when using the upper data bus, change the port control register of its data bus pin.

[5] Releasing the HALT mode by requesting an interruption

Usually, interrupts can release all halts status. However, the interrupts = $(\overline{\text{NMI}})$ and INTO) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with IDLE or STOP mode (RUN is not applicable to this case). (In this case, an interrupt request is kept on hold internally)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

8. Package Dimensions

P-QFP160-2828-0.65A

Unit: mm

