Features

- Fully Integrated Fractional-N PLL
- ASK and Closed Loop FSK Modulation
- Output Power Up to +12.5 dBm from 300 MHz to 450 MHz
- Current Consumption is Scaled by Output Power Programming
- Fast Crystal Oscillator Start-up Time of Typically 200 μs
- Low Current Consumption of Typically 7.3 mA at 5.5 dBm
- Only One 13.0000 MHz Crystal for 314.1 MHz to 329.5 MHz and 424.5 MHz to 439.9 MHz
 Operation
- Single Ended RF Power Amplifier Output
- Many Software Programmable Options Using SPI:
 - Output Power from -0.5 dBm to +12.5 dBm
 - RF Frequency from 300 MHz to 450 MHz with Different Crystals
 - FSK Deviation with 396 Hz Resolution
 - CLK Output Frequency 3.25 MHz or 1.625 MHz
- Data Rate Up to 40 kbit/s (Manchester)
- 4 KV HBM ESD Protection Including XTO
- Operating Temperature Range of –40°C to +125°C
- Supply Voltage Range of 1.9V to 3.6V
- TSSOP10 Package

Benefits

- . Robust Crystal Oscillator with Fast Start Up and High Reliability
- Lower Inventory Costs and Reduced Part Number Proliferation
- Longer Battery Lifetime
- Supports Multi-channel Operation
- Wide Tolerance Crystal Possible with PLL Software Compensation

1. Description

The ATA5749 is a fractional-N-PLL transmitter IC for 300 MHz to 450 MHz operation and is especially targeted for Tire Pressure Sensor Gauges, Remote Keyless Entry, and Passive Entry and other automotive applications. It operates at data rates up to 40 kbit/s Manchester for ASK and FSK with a typical 5.5 dBm output power at 7.3 mA. Transmitter parameters such as output power, output frequency, FSK deviation, and current consumption can be programmed using the SPI interface. This fully integrated PLL transmitter IC simplifies RF board design and results in very low material costs.



Fractional-N PLL Transmitter IC


ATA5749

Preliminary





Figure 1-1. Block Diagram



2. Pin Configuration

Figure 2-1. TSSOP10 Package Pinout




Table 2-1.Pin Description

Pin	Symbol	Function
1	CLK	CLK output
2	SDIN_TXDIN	Serial bus data input and TX data input
3	SCK	Serial bus clock input
4	ANT2	Antenna interface
5	ANT1	Antenna interface
6	XTO2	Crystal/C _{LOAD2} connection
7	XTO1	Crystal/C _{LOAD1} connection
8	VS	Supply input
9	GND	Supply GND
10	EN	Enable input



3. Functional Description

3.1 Fractional-N PLL

The ATA5749 block diagram is shown in Figure 1-1 on page 2. The operation of the PLL is determined by the contents of a 32-bit configuration register. The 15-bit value FREQ is used with the 1-bit 434_N315 flag to determine the RF carrier frequency. This results in a user-selectable frequency step size of 793 Hz (with 13.000 MHz crystal). With this level of resolution, it is possible to compensate for crystal tolerance by adjusting the value of FREQ accordingly. This enables the use of lower cost crystals without compromising final accuracy. In addition, software programming of RF carrier frequency allows this device to be used in some multi-channel applications.

Modulation type is selected with the 1-bit ASK_NFSK flag. FSK modulation is achieved by modifying the divider block in the feedback loop. The benefit to this approach is that performance-reducing RF spurs (common in applications that create FSK by "pulling" the load capacitance in the crystal oscillator circuit) are completely eliminated. The 8-bit value FSEP establishes the FSK frequency deviation. It is possible to obtain FSK frequency deviations from ± 396 Hz to ± 101 KHz in steps of ± 396 Hz.

The PLL lock time is 1280/(external crystal frequency) and amounts to 98.46 μ s when using a 13.0000 MHz crystal. When added to the crystal oscillator start-up time, a very fast time-to-transmit is possible (typically 300 μ s). This feature extends battery life in applications like Tire Pressure Monitoring Systems, where the message length is often shorter than 10 ms and the time "wasted" during start-up and settling time becomes more significant.

3.2 Selecting the RF Carrier Frequency

The fractional divider can be programmed to generate an RF output frequency f_{RF} according to the formulas shown in Table 3-1. Note that in the case of f_{RF} ASK, the FSEP/2 value is rounded down to the next integer value if FSEP is an odd number.

RF Output Parameter	S434_N315 = LOW	S434_N315 = HIGH				
f _{RF_FSK_LOW}	$(24 + (FREQ + 0.5)/16384) \times f_{XTO}$	$(32.5 + (FREQ + 0.5)/16384) \times f_{XTO}$				
f _{RF_FSK_HIGH}	$(24 + (FREQ + FSEP + 0.5)/16384) \times f_{XTO}$	(32.5 + (FREQ + FSEP + 0.5)/16384) × f _{XTO}				
f _{DEV_FSK}	FSEP/32768 \times f _{XTO}	FSEP/32768 × f _{XTO}				
f _{RF ASK}	(24 + (FREQ + FSEP/2 + 0.5)/16384) × f _{XTO}	(32.5 + (FREQ + FSEP/2 + 0.5)/16384) × f _{XTO}				

Table 3-1. RF Output Parameter Formulas

FSEP can take on the values of 1 to 255. Using a 13.000 MHz crystal, the range of frequency deviation f_{DEV_FSK} is programmable from ±396 Hz to ±101.16 kHz in steps of ±396 Hz. For example, with FSEP = 100 the output frequency is FSK modulated with f_{DEV_FSK} = ±39.6 kHz.

FREQ can take values in the range of values 2500 and 22000. Using a 13.0000 MHz crystal, the output frequency f_{RF} can be programmed to 315 MHz by setting FREQ[0:14] = 3730, FSEP[0:7] = 100 and S434_N315 = 0. By setting FREQ[0:14] = 14342, FSEP[0:7] = 100 and S434_N315 = 1, 433.92 MHz can be realized.

The PA is enabled when the PLL is locked and the configuration register programming is completed. Upon enabling PA at FSK-mode, the RF output power will be switched on. At ASK mode, the input signal must be additionally set high for RF at output pins. The output power is user programmable from –0.5 dBm to +12.5 dBm in steps of approximately 1 dB. Changing the output power requirements, you also modify the current consumption. This gives the user the option to optimize system performance (RF link budget versus battery life). The PA is implemented as a Class-C amplifier, which uses an open-collector output to deliver a current pulse that is nearly independent from supply voltage and temperature. The working principle is shown in Figure 3-1.

 V_{ANT1} V_{S} $I_{Pulse} = (PWR[0:3])$ V_{S} V_{ANT1} V_{S} V_{ANT1} V_{S} V_{ANT1} V_{ANT2} V_{ANT2}

Figure 3-1. Class C Power Amplifier Output

The peak value of this current pulse I_{Pulse} is calibrated during ATA5749 production to about $\pm 20\%$, which corresponds to about 1.5 dB variation in output power for a given power setting under typical conditions. The actual value of I_{Pulse} can be programmed with the 4-bit value in PWR. This allows the user to scale both the output power and current consumption to optimal levels.

ASK modulation is achieved by using the SDIN_TXDIN signal where a HIGH on this pin corresponds to RF carrier "ON" and a LOW corresponds to RF "OFF". FSK uses the same signal path but HIGH switch on the upper FSK-frequency.





3.3 Crystal Oscillator

The crystal oscillator (XTO) is an amplitude-regulated Pierce oscillator. It has fixed function and is not programmable. The oscillator is enabled when the EN is "set". After the oscillator's output amplitude reaches an acceptable level, the XTO_RDY flag is "set". The CLK-pin becomes active if CLK_ON is set. The PLL receives its reference frequency.

Typically, this process takes about 200 µs when using a small sized crystal with a motional capacitance of 4 fF. This start-up time strongly depends on the motional capacitance of the crystal and is lower with higher motional capacitance.

The high negative starting impedance of $R_{XTO12_START} > 1500\Omega$ is important to minimize the failure rate due to the "sleeping crystal" phenomena (more common among very small sized 3.2 mm \times 2.5 mm crystals).

3.4 Clock Driver

The clock driver block shown in Figure 1-1 on page 2 is programmed using the CLK_ONLY, CLK_ON, and DIV_CNTRL bits in the configuration register. When CLK_ONLY is "clear", normal operation is selected and the fractional-N PLL is operating. When CLK_ON is "set", the CLK output is enabled. The crystal clock divider ratio can be set to divide by 4 when DIV_CNTRL is "set" and divide by 8 when DIV_CNTRL is "clear". With a 13.0000 MHz crystal, this yields an output of 3.25 MHz or 1.625 MHz, respectively. When CLK_ON is "clear", no clock is available at CLK and the transmitter has less current consumption.

The CLK signal can be used to clock a microcontroller. It is CMOS compatible and can drive up to 20 pF of load capacitance at 1.625 MHz and up to 10 pF at 3.25 MHz. When the device is in power-down mode, the CLK output stays low. Upon power up, CLK output remains low until the amplitude detector of the crystal oscillator detects sufficient amplitude and XTO_RDY and CLK_ON are "set". After this takes place, CLK output becomes active. The CLK output is synchronized with the XTO_RDY signal so that the first period of the CLK output is always a full period (no CLK output spike at activation).

To lower overall current consumption, it is possible to power down the entire chip except for the crystal oscillator block. This can be achieved when the CLK_ONLY is "set".

4. Application

4.1 Typical Application

Figure 4-1. Typical Application Circuit




Figure 4-1 shows the typical application circuit. For C6, the supply-voltage blocking capacitor, value of 68 nF X7R is recommended. C2 and C3 are NPO capacitors used to match the loop antenna impedance to the power amplifier optimum load impedance. They are based on the PCB trace antenna and are $\leq\!20$ pF NPO capacitors. C1 (typically 1 nF X7R) is needed for the supply blocking of the PA. In combination with L1 (200 nH to 300 nH), they prevent the power amplifier from coupling to the supply voltage and disturbing PLL operation. They should be placed close to pin 5. L1 also provides a low resistive path to V_S to deliver the DC current to ANT1.




The PCB loop antenna should not exceed a trace width of 1.5 mm otherwise the Q-factor of the loop antenna is too high. C4 and C5 should be selected so that the XTO runs on the load resonance frequency of the crystal. A crystal with a load capacitance of 9 pF is recommended for proper start-up behavior and low current consumption. When determining values for C4 and C5, a parasitic capacitance of 3 pF should be included. With value of 15 pF for C4 and C5, an effective load capacitance of 9 pF can be achieved e.g. 9 pF = (15 pF + 3 pF)/2. The supply V_S is typically delivered from a single Li-Cell.

4.1.1 Antenna Impedance Matching

The maximum output power is achieved by using load impedances according to Table 4-1 and Table 4-2 on page 9 and the output power. The load impedance Z_{LOPT} is defined as the impedance seen from the ATA5749 ANT1, ANT2 into the matching network. This is not the output impedance of the IC but essentially the peak voltage divided by the peak current with some additional parasitic effects (Cpar). Table 4-1 and Table 4-2 do not contain information pertaining to C3 in Figure 4-2, which is an option for better matching at low power steps.

Figure 4-2 is the circuit that was used to obtain the typical output power measurements in Figure 4-3 on page 10 and typical current consumption in Figure 4-4 on page 10. Table 4-1 and Table 4-2 on page 9 provide recommended values and performance info at various output power levels. For reference, Z_{LOPT} is defined as the impedance seen from the ATA5749 ANT1, ANT2 into the matching network.

Figure 4-2. Output Power Measurement Circuit



The used parts at Table 4-1 and Table 4-2 on page 9 are:

Inductors: high Q COILCRAFT 0805CS; Capacitors: AVX ACCU-P 0402

Table 4-1. Measured PA Matching at 315 MHz (CLK_ON = "LOW") at Typ. Samples

PWR Register	Desired Power (dBm)	L1 (nH)	C1 (pF)	C2 (pF)	\mathbf{R}_{LOPT} (Ω)	Z _{LOPT} (Ω)	Cpar (pF)	Actual Power (dBm)
3	-0.5	110	1.2	1.6	2950	110 + 540j	0.9	-0.37
4	1.0	100	1.5	1.6	1940	150 + 520j	0.9	1.12
5	2.5	100	1.5	1.6	1550	190 + 520j	0.9	2.11
6	3.5	100	1.5	1.6	1250	220 + 480j	0.9	3.23
7	4.5	82	1.8	1.6	1000	0 240 + 430j 0.9		4.38
8	5.5	82	2.2	1.6	730	280 + 360j	0.9	5.42
9	6.5	68	2.7	1.6	580	290 + 300j	0.9	7.14
10	7.5	68	2.7	1.6	460	290 + 290j	0.9	8.22
11	8.5	68	3.3	1.6	350	280 + 225j	0.9	8.63
12	9.5	56	3.6	1.6	320	250 + 150j	0.9	9.79
13	10.5	47	4.7	1.6	250	215 + 85j	0.9	10.52
14	11.5	47	5.6	1.6	190	180 + 50j	0.9	11.67
15	12.5	47	5.6	1.6	160	160 + 45j	0.9	13

Table 4-2. Measured PA Matching at 433.92 MHz (CLK_ON = "LOW") at Typ. Samples

PWR Register	Desired Power (dBm)	L1 (nH)	C1 (pF)	C2 (pF)	R _{LOPT} (Ω)	Z _{LOPT} (Ω)	Cpar (pF)	Actual Power (dBm)
3	-0.5	68	0,9	1.5	2800	60 + 400j	0.9	-0.62
4	1.0	56	2.7 + 2.2	1.5	1850	90 + 390j	0.9	1.3
5	2.5	56	1.2	1.5	1450	110 + 380j	0.9	2.73
6	3.5	47	1.8	5.6	1150	130 + 370j	0.9	3.03
7	4.5	47	1.6	5.6	950	150 + 350j	0.9	4.63
8	5.5	47	1.8	5.6	680	180 + 300j	0.9	6.18
9	6.5	43	2.2	1	560	200 + 270j	0.9	6.66
10	7.5	36	2.4	1	450	210 + 230j	0.9	7.91
11	8.5	33	3	1	340	200 + 170j	0.9	8.68
12	9.5	36	2.7	1	310	195 + 150j	0.9	9.8
13	10.5	36	3.6	1	230	175 + 100j	0.9	10.49
14	11.5	27	4.7	1	180	150 + 70j	0.9	11.6
15	12.5	27	4.7	1	150	130 + 50j	0.9	12.5



Figure 4-3. Typical Measured Output Power






Figure 4-4. Typical Current Consumption I at Port VS



5. Pulling of Frequency due to ASK Modulation (PA Switching)

The switching effect on VCO frequency in ASK Mode is very low if a correct PCB layout and decoupling is used. Therefore, power ramping is not needed to achieve a clean spectrum (see Figure 5-1).

Figure 5-1. Typical RF Spectrum of 40 kHz ASK Modulation at Pout = 12.5 dBm







6. Configuration Register

6.1 General Description

The user must program all 32 bits of the configuration register upon power up (EN = HIGH) or whenever changes to operating parameters are desired. The configuration register bit assignments and descriptions can be found in Table 6-1 and Table 6-2.

Table 6-1. Organization of the Control Register

MSB															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CLK_	S434_	FREQ	FREQ	FREQ	FREQ	FREQ	FREQ	FREQ	FREQ	FREQ	FREQ	FREQ	FREQ	FREQ	FREQ
ONLY	N315	[14]	[13]	[12]	[11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]
			Frequency Adjust = FREQ[014]												
				FRE	Q[0] + 2	× FREQ	(1) + 4 ×	FREQ[2	2] + +	FREQ[14	4]× 1638	34 = 033	2767		

LSB															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FREQ	FSEP	FSEP	FSEP	FSEP	FSEP	FSEP	FSEP	FSEP	DIV_	PWR	PWR	PWR	PWR	ASK_	CLK_
[0]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	CNTRL	[3]	[2]	[1]	[0]	NFSK	ON
	FSK Shift = FSEP[07] FSEP[0] + + FSEP[7] × 128 = 0255							Output Power = PWR[03] PWR[0] + + PWR[3] × 8 = 015							


 Table 6-2.
 Control Register Functional Descriptions

Name	Bit No.	Size	Remarks
CLK_ONLY	31	1	Activates/deactivates CLK_ONLY Mode Low = Normal Mode High = Clock Only Mode (Figure 4-1 on page 7)
S434_N315	30	1	VCO band selection High = 367 MHz to 450 MHz Low = 300 MHz to 368 MHz
FREQ[0:14]	15 29	15	PLL frequency adjust See Table 6-1 for formula
FSEP[0:7]	7 14	8	FSK deviation adjust See Table 6-1 for formula
DIV_CNTRL	6	1	CLK output divider ratio Low = $f_{XTO}/8$ High = $f_{XTO}/4$
PWR[0:3]	2 5	4	PA output power adjustment See Table 4-1 and Table 4-2 on page 9
ASK_NFSK	1	1	Modulation type Low = FSK High = ASK
CLK_ON	0	1	CLK_DRV port control HIGH = CLK port is ON LOW = CLK port is OFF

6.2 Programming

The configuration register is programmed serially using the SPI bus, starting with the MSB. It consists of the Enable line (EN), the Data line (SDIN_TXDIN), and the SPI-Bus Clock (SCK). The SDIN_TXDIN data is loaded on the positive edge of the SCK. The contents of the configuration register become programmed on the negative SCK edge of the last bit (LSB) of the programming sequence. The timing of this bus is shown in Figure 6-1. Note that the maximum usable clock speed on the SPI bus is limited to 2 MHz.

Figure 6-1. SPI Bus Timing



At the conclusion of the 32 bit programming sequence, the SDIN_TXDIN line becomes the modulation input for the RF transmitter. After programming is complete, the SCK signal has no effect on the device. To disable the transmitter and enter the OFF Mode, EN and SDIN_TXDIN must be returned to the LOW state. For clarity, several additional timing diagrams are included. Figure 6-2 shows the situation when the programming terminates faster then the XTO is ready.

Figure 6-2. Timing Diagram if Register Programming is Faster than ΔT_{XTO}







Figure 6-3 shows the combination with slow programming and a faster ramp up of XTO. A diagram of the operating modes is shown in Figure 6-5 and a description of which circuit blocks are active is provided in Table 6-3 on page 15. This also contains the information needed for the calculation of consumed charge for one operation cycle.

Figure 6-3. Timing Diagram if Programming is Slower than T_{XTO}



6.3 Reprogramming without Stopping the Crystal Oscillator

After the configuration register is programmed and RF data transmission is completed, the OFF mode is normally entered. This stops the crystal oscillator and PLL. If it is desirable to modify the contents of the configuration register without entering the OFF mode, the Reset_Register_Mode can be used. To enter the Reset_Register_Mode, the SDIN_TXDIN must be asserted HIGH while the EN is asserted LOW for at least 10 µs Reset_min time. This state is shown in Figure 6-4 on page 15, State Diagram of Operating Modes. In Reset_Register_Mode, the PA and fractional PLL remain OFF but the XTO remains active. This state must stay for minimum 10 µs. At the next step you must rise first EN and SDIN_TXDIN 10 µs delayed. While in this mode, the 32 bit configuration register data can be sent on the SPI bus as shown in Figure 6-2 on page 13. After data transmission, the device can be switched back to OFF_Mode by asserting EN, SCK, and SDIN_TXDIN to a LOW state. An example of programming from the Reset_Register_Mode is shown in Figure 6-4 on page 15.

T_{EN_Reset} $\mathsf{T}_{\mathsf{PLL}}$ $\mathsf{T}_{\mathsf{PLL}}$ EN (Input) T_{EN_setup} T_{SDIN_TXDIN_setup} SDIN_TXDIN 32-bit TX_{-} 32-bit TX_{-} (Input) Configuration Data Configuration Data SCK (Input) CLK (Output) PA (Output Power) FSK; FSK; TX_Mode2 TX_Mode2 OFF_ Con-Start_Up_ Start_Up_ Reset_ Con-ASK: ASK: Mode_1 Mode_2 Register_ figuration_ figuration_ Mode TX_Mode1 and TX_Mode1 and Mode Mode_1 Mode_2 TX_Mode2 TX_Mode2

Figure 6-4. Timing Diagram when using Reset_Register_Mode

 Table 6-3.
 Active Circuits as a Function of Operating Mode

Operating Mode	Active Circuit Blocks
OFF_Mode	-none-
Start_Up_Mode_1	Power up/down; XTO; digital control
Start_Up_Mode_2	Power up/down; XTO; digital control; fractional-N-PLL
TX_Mode1	Power up/down; XTO; digital control; fractional-N-PLL; CLK_DRV ⁽¹⁾
TX_Mode2	Power up/down; XTO; digital control; fractional-N-PLL; CLK_DRV ⁽¹⁾ ; PA
Clock_Only_Mode	Power up/down; XTO; digital control; CLK_DRV ⁽¹⁾
Reset_Register_Mode	Power up/down; XTO; digital control; CLK_DRV ⁽¹⁾
Configuration_Mode_1	Power up/down; XTO; digital control; CLK_DRV ⁽¹⁾
Configuration_Mode_2	Power up/down; XTO; digital control; CLK_DRV ⁽¹⁾ ; fractional-N-PLL

TX_Mode1

Note: 1. Only if activated with CLK_ON = HIGH


9128D-RKE-01/09

TX_Mode1

15




Figure 6-5. State Diagram of Operating Modes



To transition from one state to another, only the conditions next to the transition arrows must be fulfilled. No additional settings are required.

7. ESD Protection Circuit

Figure 7-1. ESD Protection Circuit



8. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Min.	Mov	
		Max.	Unit
V _S	-0.3	+4.0	V
P _{tot}		100	mW
T _j		150	°C
T _{stg}	– 55	+125	°C
Tamb1	-40	+125	°C
Tamb2		175	°C
НВМ	-4	+4	kV
НВМ	-2	+2	kV
ММ	-200	+200	V
MM	-150	+150	V
CDM		750	V
	P _{tot} T _j T _{stg} Tamb1 Tamb2 HBM HBM MM	P _{tot} T _j T _{stg} -55 Tamb1 -40 Tamb2 -4 HBM -4 HBM -2 MM -200 MM -150	P _{tot} 100 T _j 150 T _{stg} -55 +125 Tamb1 -40 +125 Tamb2 175 +4 HBM -4 +4 HBM -2 +2 MM -200 +200 MM -150 +150

9. Thermal Resistance

Parameters	Symbol	Value	Unit
Thermal resistance, junction ambient	R_{thJA}	170	K/W





10. Electrical Characteristics

 $V_S=1.9V\ to\ 3.6V\ T_{amb}=-40^{\circ}C\ to\ +125^{\circ}C,\ CLK_ON=\text{``High''};\ DIV_CNTRL=\text{``Low''},\ CLOAD_CLK=10\ pF.\ f_{XTO}=13.0000\ MHz,\ f_{CLK}=1.625\ MHz\ unless\ otherwise\ specified.\ If\ crystal\ parameters\ are\ important\ values\ correspond\ to\ a\ crystal\ with\ C_M=4.0\ fF,\ C_0=1.5\ pF,\ C_{LOAD}=9\ pF\ and\ R_M\le 170\Omega\ Typical\ values\ are\ given\ at\ V_S=3.0V\ and\ T_{amb}=25^{\circ}C$

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
1	Current Consumption								
1.1	Supply current, OFF_Mode	$V(SDIN_TXDIN,SCK,EN) = Low$ $T_{amb} \le +25^{\circ}C$ $T_{amb} \le +85^{\circ}C$ $T_{amb} \le +125^{\circ}C$	5, 8	I _{S_Off_Mode}		1 20 265	100 350 7000	nA nA nA	А
1.2	Supply current, TX_Mode1	V _S ≤ 3.0V	5, 8	I _{S_TX_Mode1}		3.6	4.7	mA	Α
1.3	Supply current, TX_Mode2	$V_S \le 3.0V$ PWR[0:3] = 8 (5.5 dBm)	5, 8	I _{S_TX_Mode2}		7.3	8.8	mA	Α
1.4	Supply current, CLK_Only_Mode	V _S ≤ 3.0V	5, 8	I _{S_CLK_Only} _ Mode		480	680	μΑ	Α
1.5	Supply current reduction, Clock Driver off	$\begin{array}{l} V_S \leq 3.0V \\ \text{CLK_ON} = \text{``Low''} \\ I_S = I_{S_any_Mode} + \Delta I_{\text{CLKoff1}} \\ \text{(can be applied to all modes} \\ \text{except Off_Mode, add Typ. to} \\ \text{Typ. and Max. to Max. values)} \end{array}$	5, 8	$\Delta I_{CLKoff1}$		-250	-300	μА	В
1.6	Supply current increase, Clock Driver higher frequency	$\begin{array}{l} \text{V}_{\text{S}}\!\leq\!3.0\text{V} \\ \text{DIV_CNTRL} = \text{"High"} \\ \text{f}_{\text{CLK}} = 3.24\text{ MHz} \\ \text{I}_{\text{S}}\!=\!\text{I}_{\text{S_any_Mode}} + \Delta\text{I}_{\text{CLKhigh}} \\ \text{(can be applied to all modes} \\ \text{except Off_Mode add Typ. to} \\ \text{Typ. and Max. to Max. values)} \end{array}$	5, 8	$\Delta I_{CLKhigh}$		150	190	μА	В
1.7	Reset_Register_Mode / Configuration_Mode_1	V _S ≤ 3.0V	5, 8	I _{S_Reset_} Register_Mode / I _{S_Configuration} _ Mode_1			680	μΑ	А
1.8	Configuration_Mode_2/ Start_Up_Mode_2	V _S ≤ 3.0V	5, 8	I _{S_Configuration} _Mode_2 / I _{S_Start_Up} _Mode_2			4.7	mA	A
1.9	Start_Up_Mode_1	V _S ≤ 3.0V	5, 8	I _{S_Start_Up} _Mode_1			300	μΑ	Α
2	Power Amplifier (PA)								
2.1	Output power 1, TX_Mode2	$V_S = 3.0V$, $T_{amb} = 25^{\circ}C$ PWR[0:3] = 4 $Z_{LOAD} = Z_{LOPT}$ according Table 4-1 and Table 4-2 on page 9	(5)	P _{OUT_1}	-1.0	+1.0	+3.0	dBm	А

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: (Pin Number) in brackets mean they are measured matched to 50Ω according to Figure 4-2 on page 8 with component values and optimum load impedances according to Table 4-1 and Table 4-2 on page 9

10. Electrical Characteristics (Continued)

 $V_S=1.9V\ to\ 3.6V\ T_{amb}=-40^{\circ}C\ to\ +125^{\circ}C,\ CLK_ON="High";\ DIV_CNTRL="Low",\ CLOAD_CLK=10\ pF.\ f_{XTO}=13.0000\ MHz,\ f_{CLK}=1.625\ MHz\ unless\ otherwise\ specified.$ If crystal parameters are important values correspond to a crystal with $C_M=4.0\ fF,\ C_0=1.5\ pF,\ C_{LOAD}=9\ pF\ and\ R_M\leq 170\Omega$ Typical values are given at $V_S=3.0V$ and $T_{amb}=25^{\circ}C$

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
2.2	Supply current 1,	V _S = 3.0V PWR[0:3] = 4	5, 8	I _{S_P1}		5.4	6.7	mA	Α
2.2	TX_Mode2	V _S = 3.6V PWR[0:3] = 4	5, 8	I _{S_P1}			7.0	mA	Α
2.3	Output power 2, TX_Mode2	$V_S = 3.0V$, $T_{amb} = 25^{\circ}C$ PWR[0:3] = 8 $Z_{LOAD} = Z_{LOPT}$ according to Table 4-1 and Table 4-2 on page 9	(5)	P _{OUT_2}	4.0	5.5	7.0	dBm	Α
2.4	Supply current 2,	V _S = 3.0V, PWR[0:3] = 8 [typ. 5.5 dBm; see 2.3]	5, 8	I _{S_P2}		7.3	8.8	mA	Α
2.4	2.4 TX_Mode2	V _S = 3.6V, PWR[0:3] = 8 [typ. 5.5 dBm; see 2.3]	5, 8	I _{S_P2}			9.1	mA	Α
2.5	Output power 3, TX_Mode2	V_S = 3.0V, T_{amb} = 25°C PWR[0:3] = 15 Z_{LOAD} = Z_{LOPT} according to Table 4-1 and Table 4-2 on page 9	(5)	P _{OUT_3}	11.0	12.5	14.0	dBm	А
2.6	Supply current 3,	V _S = 3.0V PWR[0:3] = 15	5, 8	I _{S_P3}		20.2	23.5	mA	Α
2.6	TX_Mode2	V _S = 3.6V PWR[0:3] = 15	5, 8	I _{S_P3}			24.5	mA	Α
2.7	Output Power Variation for full temperature and supply voltage range	$\begin{split} T_{amb} &= -40^{\circ}\text{C to } + 125^{\circ}\text{C} \\ V_{S} &= 1.9\text{V to } 3.6\text{V} \\ \text{Pout} &= P_{\text{OUT}_x} + \Delta P_{\text{OUT}} \\ \text{(can be applied to all power levels)} \end{split}$	(5)	ΔP_{OUT}	-4.0		+1.5	dB	В
3	Crystal Oscillator (XTC))	•						
3.1	Maximum series resistance R _M of XTAL after start-up	C ₀ < 2.0 pF	6, 7	R _{M_MAX}			170	Ω	D
3.2	Motional capacitance of XTAL	Recommended values	6, 7	C _M	2	4.0	15	fF	D
3.3	Stabilized Amplitude XTAL	$\begin{split} &C_0 < 2.0 \text{ pF} \\ &C_M = 4.0 \text{ fF} \\ &R_M = 20\Omega \\ &C_{LOAD} = 9 \text{ pF} \\ &V(XTO2) - V(XTO1) \\ &V(XTO1) \end{split}$	6, 7	Vpp _{XTO21} Vpp _{XTO1}		640 320		mVpp	Α
3.4	Pulling of f _{XTO} versus temperature and supply change	$1.0 < C_0 < 2.0 \text{ pF}$ $R_M < 170\Omega$ $C_{LOAD} = 9 \text{ pF}$ $4 \text{ fF} < C_M < 10 \text{ fF}$ $C_M < 15 \text{ fF}$	6, 7	Δf_{RF}	-3 -5		+3	ppm	С

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: (Pin Number) in brackets mean they are measured matched to 50Ω according to Figure 4-2 on page 8 with component values and optimum load impedances according to Table 4-1 and Table 4-2 on page 9





10. Electrical Characteristics (Continued)

 V_S = 1.9V to 3.6V T_{amb} = -40°C to +125°C, CLK_ON = "High"; DIV_CNTRL = "Low", CLOAD_CLK = 10 pF. f_{XTO} = 13.0000 MHz, f_{CLK} = 1.625 MHz unless otherwise specified. If crystal parameters are important values correspond to a crystal with C_M = 4.0 fF, C_0 = 1.5 pF, C_{LOAD} = 9 pF and R_M ≤ 170 Ω Typical values are given at V_S = 3.0V and T_{amb} = 25°C

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
3.5	DC voltage after XTAL amplitude stable	V(XTO2) – V(XTO1) XTO running	6, 7	V _{DC_XTO}		40		mV	С
3.6	Negative real part of XTO impedance at begin of start-up	This value is important for crystal oscillator start-up behavior $C_0 < 2.0 \text{ pF},$ 8 pF $< C_{LOAD} < 10 \text{ pF}$ $F_{XTAL} = 13.000 \text{ MHz}$ 11.0 MHz $< F_{XTAL} < 14.8 \text{ MHz}$	6, 7	R _{XTO12_START}	-1500 -1300	-2200		Ω	В
3.7	External Capacitors C4, C5	Recommended values for proper start-up and low current consumption Quality NPO $C_{LOAD} = (C_4 + C_{XTO1}) \times (C_5 + C_{XTO2}) / (C_4 + C_5 + C_{XTO1} + C_{XTO2}) \\ C_{Load_nom} = 9 \text{ pF (inc. PCB)}$	6, 7	C ₄ C ₅	-5%	15	+5%	pF	D
3.8	Pin Capacitance XTO1 and XTO2	The PCB Capacitance of about 1 pF has to be added	6, 7	C _{XTO1} C _{XTO2}	-15% -15%	2 2	+15% +15%	pF	С
3.9	Crystal oscillator start-up time	Time between EN = "High" and XTO_RDY = "High" $C_0 < 2.0 \text{ pF}$, 4 fF $< C_M < 15 \text{ fF}$ $C_0 < 2.0 \text{ pF}$, 2 fF $< C_M < 15 \text{ fF}$ $R_M < 170\Omega$ 11.0 MHz $< F_{XTAL} < 14.8 \text{ MHz}$	6, 7, 1	ΔT_{XTO}		0.20 0.32	0.3 0.5	ms	В
3.10	Maximum shunt capacitance C ₀ of XTAL	Required for stable operation of XTO, C _{Load} > 7. 5 pF	6, 7	C _{0_MAX}		1.5	3.0	pF	D
3.11	Oscillator frequency XTO	433.92 MHz and 315 MHz other frequencies	6, 7	f _{XTO}	11.0	13.0000	14.8	MHz	С
4	Fractional-N-PLL		•						
4.1	Frequency range of RF frequency	S434_N315 = "LOW" S434_N315 = "HIGH"	5	f _{RF}	300 367		368 450	MHz	Α
4.2	Locking time of the PLL	Time between XTO_RDY= "High" and Register programmed till PLL is locked f _{XTO} = 13.0000 MHz other f _{XTO}	1, 5	ΔT_PLL			98.46 (1280/ f _{XTO})	μѕ	В
4.3	PLL loop bandwidth	Unity gain loop frequency of synthesizer	5	f _{Loop_PLL}	140	280	380	kHz	В
4.4	In Loop phase noise PLL	25 kHz distance to carrier	5	L _{PLL}		-83	-76	dBc/Hz	Α
4.5	Out of Loop Phase noise (VCO)	At 1 MHz At 36 MHz	5	L _{at1M} L _{at36M}		-91 -122	-84 -115	dBc/Hz dBc/Hz	A C

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: (Pin Number) in brackets mean they are measured matched to 50Ω according to Figure 4-2 on page 8 with component values and optimum load impedances according to Table 4-1 and Table 4-2 on page 9

10. Electrical Characteristics (Continued)

 $V_S=1.9V\ to\ 3.6V\ T_{amb}=-40^{\circ}C\ to\ +125^{\circ}C,\ CLK_ON="High";\ DIV_CNTRL="Low",\ CLOAD_CLK=10\ pF.\ f_{XTO}=13.0000\ MHz,\ f_{CLK}=1.625\ MHz\ unless\ otherwise\ specified.$ If crystal parameters are important values correspond to a crystal with $C_M=4.0\ fF,\ C_0=1.5\ pF,\ C_{LOAD}=9\ pF\ and\ R_M\le 170\Omega$ Typical values are given at $V_S=3.0V$ and $T_{amb}=25^{\circ}C$

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
4.6	FSK modulation frequency	Duty cycle of the modulation signal = 50%, (this corresponds to 40 kBit/s Manchester coding and 80 kBit/s NRZ coding)	2, 5	F _{MOD_FSK}	0		40	kHz	В
4.7	ASK modulation frequency	Duty cycle of the modulation signal = 50%, (this corresponds to 40 kBit/s Manchester coding and 80 kBit/s NRZ coding)	2, 5	F _{MOD_ASK}	0		40	kHz	В
4.8	Spurious emission	At $f_{RF} \pm f_{XTO} / 8$ At $f_{RF} \pm f_{XTO} / 4$ At $f_{RF} \pm f_{XTO}$	5	Spur		-47 -47 -60		dBc	В
4.9	Spurious emission	DIV_CNTRL = "High" At $f_{RF} \pm f_{XTO} / 4$ At $f_{RF} \pm f_{XTO}$	5	Spur		–47 –58		dBc	В
4.10	Spurious emission	$CLK_ON = "Low"$ At $f_0 \pm f_{XTO}$	5	Spur		-60		dBc	В
4.11	Fractional Spurious	$\begin{array}{l} \text{ASK_NFSK} = \text{``High''} \\ \text{TX_Mode_2} \\ \text{FREQ[0:14]} = 3730, \\ \text{FSEP[0:7]} = 101 \\ \text{S434_N315} = \text{``Low''} \\ \text{f_{RF}} \pm 3.00 \text{ MHz} \\ \text{f_{RF}} \pm 6.00 \text{ MHz} \\ \text{FREQ[0:14]} = 14342, \\ \text{FSEP[0:7]} = 101 \\ \text{S434_N315} = \text{``High''} \\ \text{f_{RF}} \pm 3.159 \text{ MHz} \\ \text{f_{RF}} \pm 9,840\text{MHz} \\ \end{array}$	5	Spur		-50 -50		dBc	В
4.12	FSK frequency deviation	f _{XTO} = 13.0000 MHz other f _{XTO} see Table 3-1 on page 4	5	f _{dev}	±0.396 (f _{XTO} / 32768)		±101.16 (f _{XTO} / 128.5)	kHz	A
4.13	Frequency resolution	f _{XTO} = 13.0000 MHz other f _{XTO}		Δf_PLL		793 (f _{XTO} / 16384)		Hz	А

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: (Pin Number) in brackets mean they are measured matched to 50Ω according to Figure 4-2 on page 8 with component values and optimum load impedances according to Table 4-1 and Table 4-2 on page 9





11. Timing Characteristics (ATA5749)

 V_S = 1.9V to 3.6V, T_{amb} = -40°C to +125°C. Typical values are given at V_S = 3.0V and T_{amb} = 25°C. All parameters are referred to GND (pin 9). Parameters where crystal relevant parameters are important correspond to a crystal with C_M = 4.0 fF, C_0 = 1.5 pF, C_{LOAD} = 9 pF and $R_M \le 170\Omega$ unless otherwise specified.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
1.1	EN set-up time to rising edge of SCK		1, 10	T _{EN_setup}	10			μs	С
1.2	SDIN_TXDIN set-up time to falling edge of EN		2, 10	T _{SDIN_TXDIN}	125			ns	С
1.3	SDIN_TXDIN set-up time to rising edge of SCK		2, 3	T _{Setup}	10			ns	С
1.4	SDIN_TXDIN hold time from rising edge of SCK		2, 3	T _{Hold}	10			ns	С
1.5	SCK Cycle time		3	T _{SCK_Cycle}	500			ns	С
1.6	SCK high time period		3	T _{SCK_High}	200			ns	С
1.7	SCK low time period		3	T _{SCK_Low}	200			ns	С
1.8	EN low time period with SDIN_TXDIN = "High" for register reset		2, 10	T _{EN_Reset}	10			us	С
1.9	Clock output frequency (CMOS microcontroller compatible)	$\begin{split} f_{XTO} &= 13.000 \text{ MHz} \\ \text{DIV_CNTRL} &= \text{"High"} \\ (f_{CLK} &= f_{XTO} / 4) \\ \text{DIV_CNTRL} &= \text{"Low"} \\ (f_{CLK} &= f_{XTO} / 8) \end{split}$	1	f _{CLK}		3.25 1.625		MHz	А
1.10	Clock output minimum "High" and "Low" time	Cload \leq 20 pF, DIV_CNTRL = "Low" ($f_{\text{clk}} = f_{\text{XTO}} / 8$) "High" = 0.8 \times V _S , "Low" = 0.2 \times V _S , $f_{\text{CLK}} <$ 1.625 MHz	1	T _{CLKLH}	125	220		ns	А
1.11	Clock output minimum "High" and "Low" time	Cload \leq 10 pF, DIV_CNTRL = "High" ($f_{\text{clk}} = f_{\text{XTO}} / 4$) "High" = 0.8 \times V _S , "Low" = 0.2 \times V _S , $f_{\text{CLK}} < 3.25 \text{ MHz}$	1	T _{CLKLH}	62.5	110		ns	А
1.12	Clock output minimum "High" and "Low" time	$\begin{split} &\text{Cload} \leq 20 \text{ pF,} \\ &\text{DIV_CNTRL} = \text{``Low''} \\ &(f_{\text{clk}} = f_{\text{XTO}} / 8) \\ &\text{``High''} = 0.8 \times \text{V}_{\text{S}}, \\ &\text{``Low''} = 0.2 \times \text{V}_{\text{S}}, \\ &f_{\text{CLK}} < 1.85 \text{ MHz} \end{split}$	1	T _{CLKLH}	125	180		ns	С
1.13	Clock output minimum "High" and "Low" time	Cload \leq 10 pF, DIV_CNTRL = "High" ($f_{clk} = f_{XTO} / 4$) "High" = 0.8 \times V _S , "Low" = 0.2 \times V _S , $f_{CLK} < 3.7$ MHz	1	T _{CLKLH}	62.6	90		ns	С

 $^{^{\}star}$) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

12. Digital Port Characteristics

 $V_S = 1.9V$ to 3.6V, $T_{amb} = 40$ °C to +125°C unless otherwise specified. Typical values are given at $V_S = 3.0V$ and $T_{amb} = 25$ °C, all inputs are Schmitt trigger interfaces.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
1.1	SDIN_TXDIN	"Low" level input voltage "High" level input voltage Internal pull-down resistor		V _{II} V _{ih} R _{PDN}	0 V _S - 0.25 160	250	0.25 V _S 380	V V kΩ	А
1.2	SCK	"Low" level input voltage "High" level input voltage Internal pull-down resistor		V _{II} V _{ih} R _{PDN}	0 V _S - 0.25 160	250	0.25 V _S 380	V V kΩ	А
1.3	EN input	"Low" level input voltage "High" level input voltage Internal pull-down resistor		V _{II} V _{ih} R _{PDN}	0 V _S - 0.25 160	250	0.25 V _S 380	V V kΩ	А

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter





13. Ordering Information

Extended Type Number	Package	Remarks
ATA5749-6DQ	MSOP10	-


14. Package Information


Package: TSSOP 10


(acc. to JEDEC Standard MO-187)

Dimensions in mm

Not indicated tolerances ± 0.05









Drawing-No.: 6.543-5095.01-4

Issue: 3; 16.09.05

15. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

Revision No.	History
9128D-RKE-01/09	Features on page 1 changed
9120D-NKE-01/09	Section 8 "Absolute Maximum Ratings" on page 17 changed
	Features on page 1 changed
9128C-RKE-10/08	Section 8 "Absolute Maximum Ratings" on page 17 changed
	Section 12 "Digital Port Characteristics" on page 23 changed
	Put datasheet in the newest template
	Features on page 1 changed
	Section 1 "Description" on page 1 changed
	Figure 1-1 "Block Diagram" on page 2 changed
9128B-RKE-08/08	Section 3.1 "Fractional-N PLL" on page 4 changed
3120B-111CE-00/00	Section 3.4 "Clock Driver" on page 6 changed
	Figure 4-1 "Typical Application Circuit" on page 7 changed
	Figure 4-2 "Output Power Measurement Circuit" on page 8 changed
	Section 10 "Electrical Characteristics" numbers 4.2, 4.12 and 4.13 on pages 20 to 21 changed





Headquarters

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

International

Atmel Asia

Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong

Tel: (852) 2245-6100

Fax: (852) 2722-1369

Atmel Europe

Le Krebs 8, Rue Jean-Pierre Timbaud

BP 309 78054

Saint-Quentin-en-Yvelines Cedex

France

Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg.

1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033

Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site

www.atmel.com

Technical Support

tpms@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.