TMC1103

Triple Video A/D Converter with Clamps
8-Bit, 50Msps

Features

- 8-bit resolution
- 50 Msps conversion rate
- Low power: 100mW per channel @ 20 Msps
- Integral track/hold
- Independent Input Clamps
- Independent clock inputs
- Integral and differential linearity error 0.5 LSB
- Differential phase 0.7 degree
- Differential gain 1.8%
- Single +5V power supply
- Three-state TTL/CMOS-compatible outputs
- Low cost

Applications

- Video digitizing (composite and Y-C)
- VGA and CCD digitizing
- LCD projection panels
- Image scanners
- Personal computer video boards
- Multimedia systems
- Low cost, high speed data conversion

Description

Incorporated into the TMC1103 are three analog-to-digital (A/D) converters, each with an independent clock, reference voltage and input clamp. Analog signals are converted to Triple 8-bit digital words at sample rates up to 50 Msps (Megasamples per second) per channel.

Integral Track/Hold circuits deliver excellent performance on signals with full-scale spectral components up to 12 MHz. Innovative two-step conversion architecture and

submicron CMOS technology reduce typical power dissipation to 100 mW per converter.

Power is derived from a single +5 Volt power supply. Outputs are three-state outputs and TTL/CMOS-compatible.

TMC1103 package is a 80-lead Metric Quad Flat Pack (MQFP). Performance specifications are guaranteed from 0°C to 70°C.

Block Diagram

65-1103-01

Rev. 1.2.0

Circuit Function

Within the TMC1103 are three 8-bit A/D converters, each employing two-step architecture to convert an analog input to a digital output at rates up to 50 Msps. Input signals are held in integral track/hold stages during the conversion process. Operation is pipelined, with one input sample taken and one output word provided for each CLK_X cycle.

Each of the three converters function identically. In the following descriptions 'X' refers to a generic input/output or clock where 'X' is equivalent to A, B or C.

The first step in the conversion process is a coarse 4-bit quantization. This determines the range of the subsequent fine 4-bit quantization step. To eliminate spurious codes, the fine 4-bit A/D quantizer output is gray-coded and converted to binary before it is combined with the coarse result to form a complete 8-bit result.

Analog Input and Voltage References

Each A/D accepts analog signals in the range R_{BX} to R_{TX} into digital data. Input signals outside this range produce "saturated" 00h or FFh output codes. The device will not be damaged by signals within the range A_{GND} to V_{DDA}.

Input range is very flexible and extends from the +5 Volt power supply to ground. Nominal input range is 2 Volts, extending from 0.6V to 2.6V. Characterization and performance is specified over this range. However, the part will function with a full-scale range from 1.0V to 5.0V. A smaller input range may simplify analog signal conditioning circuitry, at the expense of additional noise sensitivity and some reduced differential linearity performance.

External voltage reference sources are connected to the R_{TX} and R_{BX} pins. R_{BX} can be grounded. Within each A/D converter is a reference resistor ladder comprising 255 resistors that are accessed by the TMC1103 comparators. R_{TX} is connected to the top of the ladder, R_{BX} to the bottom. Gain and offset errors are directly related to the accuracy and stability of the applied reference voltages.

Input Clamps

A clamp circuit is connected to the input pin V_{INX} of each of the three A/D converters. With $\overline{CLP_X}$ LOW, the input pin is clamped to the voltage at V_{CLPX}. If $\overline{CLP_X}$ is HIGH, the input pin is high impedance. Clamping adds an offset voltage to an AC coupled signal to adjust this signal's amplitude to the A/D converter input voltage range.

The analog input is corrected through a 0.1μF capacitor to V_{INX}. The source impedance of the analog source should be less than 50 Ohms. Current pulses through the capacitor over several clamp cycles until the voltage across the capacitor equals the difference between V_{CLPX} and the voltage at the analog source during the clamping period. When the switch is open, the voltage on the coupling capacitor is added to the analog input, producing a a DC offset input signal.

Input Clamp Circuit

Digital Inputs and Outputs

Sampling of the applied input signal occurs on the falling edge of the CLK_X signal (Figure 1). Output data is delayed by 2 1/2 CLK_X cycles and is valid following the rising edge of CLK_X. Previous output data remains valid for t_{HO} (Output Hold Time). New data becomes valid t_D (Output Delay Time) after this rising edge of CLK_X.

Whenever the analog input signal is sampled and found to be at a level beyond the A/D conversion range, the output limits at 00h or FFh, as appropriate.

Table 1. A/D Output Coding

| Input Voltage	Output
R_{TX} + 1 LSB	FF
R_{TX}	FF
R_{TX} - 1 LSB	FE
• • •	• • •
R_{BX} + 128 LSB	80
R_{BX} + 127 LSB	7F
• • •	• • •
R_{BX} + 1 LSB	01
R_{BX}	00
R_{BX} - 1 LSB	00

Note: 1 LSB = $(R_{TX} - R_{BX})$ / 255

The outputs of the TMC1103 are CMOS- and TTL-compatible, and are capable of driving four low-power Schottky TTL loads. An Output Enable control, $\overline{OE_X}$, places the A/D outputs in a high-impedance state when HIGH. The outputs are enabled when $\overline{OE_X}$ is LOW.

Power and Ground

The TMC1103 operates from a single +5 Volt power supply. For optimum performance, an analog ground plane should be placed under the TMC1103 the A_{GND} and D_{GND} pins should be connected to the system analog ground plane.

Pin Assignments

65-1103-03

Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	NC	21	DGND	41	DC_7	61	V_{DD}
2	DA_5	22	DGND	42	$\overline{OE}_C$	62	$\overline{OE}_B$
3	DA_6	23	NC	43	V_{DD}	63	DB_7
4	DA_7	24	NC	44	V_{DD}	64	DB_6
5	$\overline{OE}_A$	25	DGND	45	CLK_C	65	DB_5
6	V_{DD}	26	DGND	46	NC	66	DB_4
7	V_{DD}	27	V_{DD}	47	V_{DDA}	67	DB_3
8	NC	28	$\overline{CLP}_A$	48	V_{INC}	68	DB_2
9	CLK_A	29	$\overline{CLP}_B$	49	AGND	69	DB_1
10	NC	30	$\overline{CLP}_C$	50	R_{TC}	70	DB_0
11	V_{DDA}	31	NC	51	R_{BC}	71	DGND
12	V_{INA}	32	DGND	52	R_{BB}	72	DGND
13	AGND	33	DGND	53	R_{TB}	73	NC
14	R_{TA}	34	DC_0	54	AGND	74	DGND
15	R_{BA}	35	DC_1	55	V_{INB}	75	DGND
16	V_{CLPA}	36	DC_2	56	V_{DDA}	76	DA_0
17	V_{CLPB}	37	DC_3	57	NC	77	DA_1
18	V_{CLPC}	38	DC_4	58	CLK_B	78	DA_2
19	DGND	39	DC_5	59	NC	79	DA_3
20	DGND	40	DC_6	60	V_{DD}	80	DA_4

Pin Descriptions

Pin Name	Pin Number	Value	Pin Function Description
A/D Converters			
V_{INA}, V_{INB}, V_{INC}	12, 55, 48	R_{TX} to R_{BX}	**Analog Inputs.** The input voltage conversion range lies between the voltage applied to the R_{TX} and R_{BX} pins.
R_{TA}, R_{TB}, R_{TC}	14, 53, 50	2.6V	**Reference Voltage, Top Inputs.** DC voltages applied to R_{TA}, R_{TB} and R_{TC} define highest value of V_{INX}.
R_{BA}, R_{BB}, R_{BC}	15, 52, 51	0.6V	**Reference Voltage, Bottom Inputs.** DC voltages applied to R_{BA}, R_{BB} and R_{BC} define lowest value of V_{INX}.
CLK_A, CLK_B, CLK_C	9, 58, 45	CMOS	**Clock Inputs.** CMOS-compatible. V_{INX} is sampled on the falling edge of CLK_X.
DA_{7-0}	4, 3, 2, 80, 79, 78, 77, 76	CMOS/ TTL	**Data outputs, Converter A (D_7 = MSB).** Eight-bit CMOS- and TTL-compatible digital outputs. Valid data is output on the rising edge of CLK_X.
DB_{7-0}	63, 64, 65, 66, 67, 68, 69, 70	CMOS/ TTL	**Data outputs, Converter B (D_7 = MSB).** Eight-bit CMOS- and TTL-compatible digital outputs. Valid data is output on the rising edge of CLK_X.
DC_{7-0}	41, 40, 39, 38, 37, 36, 35, 34	CMOS/ TTL	**Data outputs, Converter C (D_7 = MSB).** Eight-bit CMOS- and TTL-compatible digital outputs. Valid data is output on the rising edge of CLK_X.
$\overline{OE}_A$, $\overline{OE}_B$, $\overline{OE}_C$	5, 62, 42	CMOS	**Output Enable Inputs.** CMOS-compatible. When LOW, the A/D output is enabled. When HIGH, the output is in a high-impedance state.
Clamps			
V_{CLPA}, V_{CLPB}, V_{CLPB}	16, 17, 18	R_{TX} to R_{BX}	**Clamp Reference Voltage.** One reference for each clamp. A V_{INX} input is clamped to V_{CLPX} when $\overline{CLP}_X$ is low.
$\overline{CLP}_A$, $\overline{CLP}_B$, $\overline{CLP}_C$	28, 29, 30	CMOS	**Clamp Pulse Inputs.** One input for each A/D clamp. When $\overline{CLP}_X$ is low, the V_{INX} input is clamped to the V_{CLPX} clamp voltage.
Power			
V_{DDA}	11, 47, 56	+5V	**Analog Supply Voltage.** +5 Volt power inputs. These should come from the same power source and be decoupled to A_{GND}.
V_{DD}	6, 7, 27, 28, 29, 30, 43, 44, 60, 61	+5V	**Digital Supply Voltage.** +5 Volt power inputs. These should come from the same power source and be decoupled to A_{GND}.
A_{GND}	13, 49, 54	0.0V	**Analog Ground.** Ground connections. These pins should be connected to the system analog ground plane.
D_{GND}	16, 17, 18, 19, 20, 21, 22, 25, 26, 32, 33, 71, 72, 74, 75	0.0V	**Digital Ground.** Ground connections. These pins should be connected to the system analog ground plane.
No Connect			
N/C	1, 8, 10, 23, 24, 31, 46, 57, 59, 73	open	**Not Connected.**

Figure 1. Timing

# Equivalent Circuits and Threshold Levels

**Figure 2. Equivalent Digital Input Circuit**

Figure 3. Equivalent Digital Output Circuit

## Equivalent Circuits and Threshold Levels (continued)


Figure 4. Equivalent Analog Input Circuit

Figure 5. Threshold Levels for Three-State Measurements

Absolute Maximum Ratings (beyond which the device may be damaged)[1]

Parameter	Condition	Min	Typ	Max	Unit
Power Supply Voltages					
VDDA	Measured to A$_{GND}$	-0.5		+7.0	V
VDD	Measured to D$_{GND}$	-0.5		+7.0	V
VDDA	Measured to V$_{DD}$	-0.5		+0.5	V
AGND	Measured to D$_{GND}$	-0.5		+0.5	V
Digital Inputs					
Applied Voltage	Measured to DGND	-0.5		V$_{DD}$ + 0.5	V
Forced current		-10.0		+10.0	mA
Analog Inputs					
Applied Voltage	Measured to A$_{GND}$	-0.5		V$_{DDA}$+0.5	V
Forced current		-10.0		+10.0	mA
Digital Outputs					
Applied voltage	Measured to D$_{GND}$	-0.5		V$_{DD}$ + 0.5	V
Forced current		-6.0		+6.0	mA
Short circuit duration	Single output in HIGH state to ground)			1 second	
Temperature					
Operating, ambient		-20		110	°C
Junction				+150	°C
Lead, soldering	10 seconds			+300	°C
Vapor Phase soldering	1 minute			+220	°C
Storage		-65		+150	°C
Electrostatic Discharge	EIAJ test method			±150	V

Notes:

1. Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied. Performance and reliability are guaranteed only if Operating Conditions are not exceeded.
2. Applied voltage must be current limited to specified range.
3. Forcing voltage must be limited to specified range.
4. Current is specified as conventional current flowing into the device.

Operating Conditions

Parameter		Min.	Nom	Max.	Units
V_{DD}, V_{DDA}	Power Supply Voltage	4.75	5.0	5.25	V
A_{GND}	Analog Ground (Measured to D_{GND})	-0.1	0	0.1	V
V_{RTX}	Reference Voltage, Top		2.6	V_{DDA}	V
V_{RBX}	Reference Voltage, Bottom	0	0.6		V
V_{RTX}-V_{RBX}	Reference Voltage Differential	1.0	2.0	5.0	V
V_{INX}	Analog Input Range	V_{RB}		V_{RT}	V
V_{CLPX}	Clamp Reference Voltage, 50Ω max source	0			V
V_{IH}	Input Voltage, Logic HIGH	0.7 V_{DD}		V_{DD}	V
V_{IL}	Input Voltage, Logic LOW	GND		0.3 V_{DD}	V
I_{OH}	Output Current, Logic HIGH			-4.0	mA
I_{OL}	Output Current, Logic LOW			4.0	mA
T_A	Ambient Temperature, Still Air	0		70	°C

Electrical Characteristics

Parameter		Conditions	Min.	Typ[1]	Max.	Units
I_{DD}	Power Supply Current[1]	C_{LOAD} = 35pF, f_{CK} = f_S (3 A/Ds)				
		f_S = 20 Msps		70	90	mA
		f_S = 40 Msps		94	120	mA
		f_S = 50 Msps		105	135	mA
I_{DDQ}	Power Supply Current, Quiescent	V_{DD} = V_{DDA} = Max.				
		CLK_X = LOW		29	55	mA
		CLK_X = HIGH		45	65	mA
PD	Total Power Dissipation[1]	C_{LOAD} = 35pF, f_{CK} = f_S (3 A/Ds)				
		f_S = 20 Msps		300	470	mW
		f_S = 40 Msps		425	630	mW
		f_S = 50 Msps		490	710	mW
C_{AI}	Input Capacitance, Analog	CLK_X = LOW		4		pF
		CLK_X = HIGH		12		pF
R_{IN}	Input Resistance		500			kΩ
R_{REF}	Reference Resistance		200	270	340	Ω
I_{CB}	Input Current, Analog				±5	μA
I_{IH}	Input Current, HIGH	V_{DD} = Max., V_{IN} = V_{DD}			±5	μA
I_{IL}	Input Current, LOW	V_{DD} = Max., V_{IN} = 0V			±5	μA
I_{OZH}	Hi-Z Output Leakage Current, Output HIGH	V_{DD} = Max., V_{IN} = V_{DD}			±5	μA
I_{OZL}	Hi-Z Output Leakage Current, Output LOW	V_{DD} = Max., V_{IN} = V_{DD}			±5	μA
I_{OS}	Short-Circuit Current				35	mA

Electrical Characteristics (continued)

Parameter		Conditions	Min.	Typ[1]	Max.	Units
V_{OH}	Output Voltage, HIGH	I_{OH} = -2.5mA	3.5			V
		I_{OH} = Max.	2.4			V
V_{OL}	Output Voltage, LOW	I_{OL} = Max.			0.4	V
C_{DI}	Digital Input Capacitance			4	10	pF
C_{DO}	Digital Output Capacitance			10		pF

Note:

1. Typical values with V_{DD} = V_{DDA} = Nom and T_A = Nom, Maximum values with V_{DD} = V_{DDA} = Max. and T_A = Min.

Switching Characteristics

Parameter		Conditions	Min.	Typ.	Max.	Units
f_S	Conversion Rate					
	TMC1103-20				20	Msps
	TMC1103-40				40	Msps
	TMC1103-50				50	Msps
t_{PWH}	CLKX Pulsewidth, HIGH					
	TMC1103-20		14			ns
	TMC1103-40		14			ns
	TMC1103-50		13			ns
t_{PWL}	CLKX Pulsewidth, LOW					
	TMC1103-20		8			ns
	TMC1103-40		8			ns
	TMC1103-50		7			ns
E_{AP}	Aperture Error			30		ps
t_{STO}	Sampling Time Offset		1	2	5	ns
t_{STS}	Sampling Time Skew			150	400	ps
t_{CPW}	Clamp Pulse Width[1]	+20 < T_A < +70°C	2			μS
t_{CDLY}	Clamp Delay Time		100		300	ns
t_{HO}	Output Hold Time	CLOAD = 15pF	9			ns
t_{DO}	Output Delay Time				14	ns
t_{ENA}	Output Enable Time				27	ns
t_{DIS}	Output Disable Time				42	ns

System Performance Characteristics

Parameter		Conditions	Min.	Typ.	Max.	Units
E_{LI}	Integral Linearity Error, Independent	V_{RT} = 2.6V		±0.5		LSB
E_{LD}	Differential Linearity Error	V_{RB} = 0.6V		±0.5		LSB
BW	Bandwidth[1]	TMC1203-20			10	MHz
		TMC1203-40			12	MHz
		TMC1203-50			12	MHz
E_{OT}	Offset Voltage, Top (R_T – V_{IN} for most positive code transition)	V_{RT} = 2.6V, V_{RB} = 0.6V	-40		80	mV
E_{OB}	Offset Voltage, Bottom (R_B – V_{IN} for most negative code transition)	V_{RT} = 2.6V, V_{RB} = 0.6V	-95		-30	mV
OFF_{CL}	Offset Voltage, Clamp				±20	mV
dg	Differential Gain	f_S = 14.3Msps NTSC 40 IRE Mod Ramp V_{DDA} = +5.0V, T_A=25°C V_{RT} = 2.6V, V_{RB} = 0.6V		1.8		%
dp	Differential Phase	f_S = 14.3Msps NTSC 40 IRE Mod Ramp V_{DDA} = +5.0V, T_A=25°C V_{RT} = 2.6V, V_{RB} = 0.6V		0.7		deg
XTALK	Channel Crosstalk	f_N = 5.0 MHz		45		dB
SNR	Signal-to-Noise Ratio	f_S = 20Msps, V_{RT} = 2.6V, V_{RB} = 0.6V				
		f_N = 1.24MHz		46		dB
		f_N = 2.48MHz		46		dB
		f_N = 6.98MHz		45		dB
		f_N = 10.0MHz		45		dB
		f_S = 40Msps, V_{RT} = 2.6V, V_{RB} = 0.6V				
		f_N = 1.24MHz		42		dB
		f_N = 6.98MHz		41		dB
		f_N = 12.0MHz		40		dB
		f_S = 50Msps, V_{RT} = 2.6V, V_{RB} = 0.6V				
		f_N = 1.24MHz		40		dB
		f_N = 6.98MHz		40		dB
		f_N = 12.0MHz		40		dB

System Performance Characteristics (continued)

Parameter		Conditions	Min.	Typ.	Max.	Units
SFDR	Spurious-Free Dynamic Range	f_S = 20Msps, V_{IN} = 2V p-p				
		f_N = 1.24MHz		53		dB
		f_N = 2.48MHz		48		dB
		f_N = 6.98MHz		44		dB
		f_N = 10.0MHz		40		dB
		f_S = 40Msps, V_{IN} = 2V p-p				
		f_N = 1.24MHz		49		dB
		f_N = 6.98MHz		44		dB
		f_N = 12.0MHz		38		dB
		f_S = 50Msps, V_{IN} = 2V p-p				
		f_N = 1.24MHz		46		dB
		f_N = 6.98MHz		40		dB
		f_N = 12.0MHz		37		dB

Notes:

1. Bandwidth is the frequency up to which a full-scale sinewave can be digitized without spurious codes.
2. Values shown in Typ. column are typical for V_{DD} = V_{DDA} = +5V and T_A = 25°C.
3. SNR values do not include the harmonics of the fundamental frequency.
4. SFDR is the ratio in dB of fundamental amplitude to the harmonic with the highest amplitude.
5. Characteristics specified for V_{RT} = 2.6V, V_{RB} = 0.6V.

Typical Performance Characteristics

Figure 6. Typical I_{DD} vs f_S (Single A/D)

Figure 7. Typical SFDR vs f_{IN}

Figure 8. Typical SNR vs f_{IN}

Figure 9. Typical SNR vs Full Scale Input Range

Application Notes

The circuit in Figure 10 employs a band-gap reference to generate a variable R_{TX} reference voltages for the TMC1103 as well as a bias voltage to offset the wideband input amplifiers to mid-range. The operational amplifier in the reference circuitry is a standard 741-type.

The voltage reference at R_{TX} can be adjusted from 0.0 to 2.4 volts while R_{BX} is grounded. Schottky diodes can be used at V_{INX} to restrict the wideband amplifier output to between -0.3V and V_{DD} +0.3V. Diode protection is good practice to limit the analog input voltage at V_{INX} to the safe operating range.

Figure 10. Typical Interface Circuit – High Performance

Grounding

The TMC1103 has separate analog and digital circuits. To keep digital system noise from the A/D converter, it is recommended that power supply voltages (V_{DD} and V_{DDA}) come from the same source, and that ground connections (D_{GND} and A_{GND}) be made to the analog ground plane, and as close as possible to the device pins. Power supply pins should be individually decoupled at the pin. The digital circuitry that gets its input from the TMC1103 should be referred to the system digital ground plane.

Printed Circuit Board Layout

Designing with high performance mixed-signal circuits demands printed circuits with ground planes. Overall system performance is strongly influenced by the board layout. Capacitive coupling from digital to analog circuits may result in poor A/D conversion. Consider the following suggestions when doing the layout:

1. Keep the critical analog traces (V_N, R_{TX}, R_{BX}) as short as possible and as far as possible from all digital signals. The TMC1103 should be located close to the analog input connectors.

2. Segregate traces:

   - A/D analog
   - D/A analog
   - Clocks
   - Digital

   Treat analog inputs as transmission lines. Cleanly route traces over the ground plane bearing in mind that the return currents will flow through the ground plane beneath the traces. Do not route digital traces nearby. A few inches of digital trace less than a few line widths from an analog trace will cross-couple noise into adjacent analog circuits.

3. The power plane for the TMC1103 should be separate from that which supplies the rest of the digital circuitry. A single power plane should be used for all of the V_{DD} pins. If the power supply for the TMC1103 is the same as that of the system's digital circuitry, power to the TMC1103 should be decoupled with ferrite beads and 0.1μF capacitors to reduce noise.

4. The ground plane should be solid, not cross-hatched. Connections to the ground plane should have very short leads.

5. Decoupling capacitors should be applied liberally to V_{DD} pins. Remember that not all power supply pins are created equal. They supply different circuits on the integrated circuit, each of which generate varying amounts and types of noise. For best results, use 0.1μF ceramic capacitors. Lead lengths should be minimized.

6. CLK_X should be handled carefully. Jitter and noise on this clock may degrade performance. Terminate the clock line, if needed, to eliminate overshoot and ringing.

Related Products

- TMC1175A, TMC1275 8-Bit Video A/D Converters
- TMC1173A, TMC1273 3V, Low-Power 8-Bit Video A/D Converters
- TMC1203 Triple 8-bit A/D Converter
- TMC3003/TMC3503 Triple Video D/A Converters
- TMC2242B/TMC2243/TMC2246A Digital Filters

Notes:

# Mechanical Dimensions – 80-Lead MQFP Package

Symbol	Inches		Millimeters		Notes
	Min.	Max.	Min.	Max.	
A	—	.134	—	3.40	
A1	.010	—	.25	—	
A2	.100	.120	2.55	3.05	
B	.012	.018	.30	.45	3, 5
C	.005	.009	.13	.23	5
D	.904	.923	22.95	23.45	
D1	.783	.791	19.90	20.10	
E	.667	.687	16.95	17.45	
E1	.547	.555	13.90	14.10	
e	.0315 BSC		.80 BSC		
L	.025	.041	.65	1.03	4
N	80		80		
ND	24		24		
NE	16		16		
α	0°	7°	0°	7°	
ccc	—	.004	—	0.10	

Notes:

1. All dimensions and tolerances conform to ANSI Y14.5M-1982.

2. Controlling dimension is millimeters.

3. Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be .08mm (.003in.) maximum in excess of the "B" dimension. Dambar cannot be located on the lower radius or the foot.

4. "L" is the length of terminal for soldering to a substrate.

5. "B" & "C" includes lead finish thickness.

Lead Detail

Ordering Information

Product Number	Conversion Rate (Msps)	Temperature Range	Screening	Package	Package Marking
TMC1103KLC20	20 Msps	$T_A = 0°C$ to $70°C$	Commercial	80-Lead MQFP	1103KLC20
TMC1103KLC40	40 Msps	$T_A = 0°C$ to $70°C$	Commercial	80-Lead MQFP	1103KLC40
TMC1103KLC50	50 Msps	$T_A = 0°C$ to $70°C$	Commercial	80-Lead MQFP	1103KLC50

CADEKA®
Amplify the Human Experience