


Isolated High-Speed CAN Transceiver

Functional Diagram



| V _{DD2} (V) | $\mathbf{T}\mathbf{x}\mathbf{D}^{(1)}$ | S | CANH | CANL | Bus State | RxD |
|--------------------------|--|--------------------|---|--|-----------|------|
| 4.75 to 5.25 | \downarrow | Low ⁽²⁾ | High | Low | Dominant | Low |
| 4.75 to 5.25 | X | High | $V_{\rm DD2}/2$ | $V_{\rm DD2}/2$ | Recessive | High |
| 4.75 to 5.25 | 1 | X | $V_{\rm DD2}/2$ | $V_{\rm DD2}/2$ | Recessive | High |
| <2V (no pwr) | X | X | 0 <v<2.5< td=""><td>0<v<2.5< td=""><td>Recessive</td><td>High</td></v<2.5<></td></v<2.5<> | 0 <v<2.5< td=""><td>Recessive</td><td>High</td></v<2.5<> | Recessive | High |
| 2>V _{DD2} <4.75 | >2V | X | 0 <v<2.5< td=""><td>0<v<2.5< td=""><td>Recessive</td><td>High</td></v<2.5<></td></v<2.5<> | 0 <v<2.5< td=""><td>Recessive</td><td>High</td></v<2.5<> | Recessive | High |

Table 1. Function table.

Notes:

- 1. TxD input is edge triggered: \uparrow = Logic Lo to Hi, \downarrow = Hi to Lo
- 2. Valid for logic state as described or open circuit
- X = don't care

Features

- Single-chip isolated CAN/DeviceNet transceiver
- Fully compliant with the ISO 11898 CAN standard
- Best-in-class loop delay (180 ns)
- 3.0 V to 5.5 V input power supplies
- >110-node fan-out
- High speed (up to 1 Mbps)
- 2,500 V_{RMS} isolation (1 minute)
- Very low Electromagnetic Emission (EME)
- Differential signaling for excellent Electromagnetic Immunity (EMI)
- 30 kV/µs transient immunity
- Silent mode to disable transmitter
- Unpowered nodes do not disturb the bus
- Transmit data (TxD) dominant time-out function
- Edge triggered, non-volatile input improves noise performance
- Bus pin transient protection for automotive environment
- Thermal shutdown protection
- Short-circuit protection for ground and bus power
- −55°C to +125°C operating temperature
- 0.15" and 0.3" and 16-pin JEDEC-standard SOIC packages
- UL1577 and IEC 61010-2001 approved

Applications

- Noise-critical CAN
- Partially-powered CAN
- DeviceNet
- Factory automation

Description

The IL41050 is a galvanically isolated, high-speed CAN (Controller Area Network) transceiver, designed as the interface between the CAN protocol controller and the physical bus. The IL41050 provides isolated differential transmit capability to the bus and isolated differential receive capability to the CAN controller via NVE's patented* IsoLoop spintronic Giant Magnetoresistance (GMR) technology.

Advanced features facilitate reliable bus operation. Unpowered nodes do not disturb the bus, and a unique non-volatile programmable power-up feature prevents unstable nodes. The devices also have a hardware-selectable silent mode that disables the transmitter.

Designed for harsh CAN and DeviceNet environments, IL41050T transceivers have transmit data dominant time-out, bus pin transient protection, thermal shutdown protection, and short-circuit protection, Unique edge-triggered inputs improve noise performance. Unlike optocouplers or other isolation technologies, IsoLoop isolators have indefinite life at high voltage.

IsoLoop® is a registered trademark of NVE Corporation. *U.S. Patent number 5,831,426; 6,300,617 and others.



Absolute Maximum Ratings(1) (2)

| Parameters | Symbol | Min. | Тур. | Max. | Units | Test Conditions |
|-------------------------------------|---|--------|------|--------------------|-------|---|
| Storage temperature | T_s | -55 | | 150 | °C | |
| Ambient operating temperature | T_A | -55 | | 135 | °C | |
| DC voltage at CANH and CANL pins | $V_{CANH} V_{CANL}$ | -27 | | 40 | V | $0 \text{ V} < \text{V}_{\text{DD2}} < 5.25 \text{ V};$ indefinite duration |
| Supply voltage | $V_{\scriptscriptstyle DD1}$, $V_{\scriptscriptstyle DD2}$ | -0.5 | | 6 | V | |
| Digital input voltage | V_{TxD}, V_{S} | -0.3 | | $V_{\rm DD} + 0.3$ | V | |
| Digital output voltage | V_{RxD} | -0.3 | | $V_{\rm DD} + 0.3$ | V | |
| DC voltage at V _{REF} | $V_{ m REF}$ | -0.3 | | $V_{\rm DD} + 0.3$ | V | |
| Transient Voltage at CANH or CANL | V _{trt(CAN)} | -200 | | 200 | V | |
| Electrostatic discharge at all pins | V_{esd} | -4,000 | | 4,000 | V | Human body model |
| Electrostatic discharge at all pins | V_{esd} | -200 | | 200 | V | Machine model |

Recommended Operating Conditions

| Parameters | Symbol | Min. | Тур. | Max. | Units | Test Conditions |
|--|---------------------------------------|------|------|---------------------------------------|-------|------------------------------------|
| Supply voltage | $V_{\scriptscriptstyle \mathrm{DD1}}$ | 3.0 | | 5.5 | V | |
| Suppry voltage | $ m V_{DD2}$ | 4.75 | | 5.25 | v | |
| Input voltage at any bus terminal | V_{CANH} | -12 | | 12 | V | |
| (separately or common mode) | V_{CANL} | -12 | | 12 | v | |
| | | 2.0 | | $V_{\scriptscriptstyle \mathrm{DD1}}$ | | $V_{DD1} = 3.3 \text{ V}$ |
| High-level digital input voltage (3) (4) | $ m V_{IH}$ | 2.4 | | $V_{\scriptscriptstyle \mathrm{DD1}}$ | V | $V_{DD1} = 5.0 \text{ V}$ |
| | | 2.0 | | $V_{\scriptscriptstyle \mathrm{DD2}}$ | | $V_{DD2} = 5.0 \text{ V}$ |
| Low-level digital input voltage (3) (4) | $V_{\rm IL}$ | 0 | | 0.8 | V | |
| Digital output current (RxD) | I_{OH} | -8 | | 8 | mA | $V_{\rm DD1} = 3.3 \text{V to 5V}$ |
| Ambient operating temperature | T _A | -55 | | 125 | °C | |
| Digital input signal rise and fall times | $t_{\rm IR},t_{\rm IF}$ | | | 1 | μs | |

Insulation Specifications

| Parameters | Symbol | Min. | Тур. | Max. | Units | Test Conditions |
|------------------------------|--------|------|-------------------------|------|-----------------------|---|
| Creepage distance (external) | | 8.08 | | | mm | |
| Barrier impedance | | | $> 10^{14} \parallel 7$ | | $\Omega \parallel pF$ | |
| Leakage current | | | 0.2 | | μA_{RMS} | $240 \text{ V}_{\text{RMS}}, 60 \text{ Hz}$ |

Safety and Approvals

IEC61010-2001

TUV Certificate Numbers: N1502812 (pending)

Classification: Reinforced Insulation

| Model | Package | Pollution Degree | Material Group | Max. Working Voltage |
|---------|-----------------------|------------------|----------------|-------------------------|
| IL41050 | SOIC (0.15" and 0.3") | II | III | $300 \mathrm{V_{RMS}}$ |

UL 1577

Component Recognition Program File Number: E207481 (pending)

Rated $2,500V_{RMS}$ for 1 minute

Soldering Profile

Per JEDEC J-STD-020C

Moisture Sensitivity Level: MSL=2


Notes:

- 1. Absolute Maximum specifications mean the device will not be damaged if operated under these conditions. It does not guarantee performance.
- 2. All voltages are with respect to network ground except differential I/O bus voltages.
- 3. The TxD input is edge sensitive. Voltage magnitude of the input signal is specified, but edge rate specifications must also be met.
- 4. The maximum time allowed for a logic transition at the TxD input is 1 μ s.




IL41050-3 Pin Connections (0.15" SOIC Package)

| | | 1 |
|----|--------------------|--|
| 1 | V_{DD1} | V _{DD1} power supply input |
| 2 | GND_1 | V _{DD1} power supply ground return |
| 3 | TxD | Transmit Data input |
| 4 | RxD | Receive Data output |
| 5 | NC | No internal connection |
| 6 | NC | No internal connection |
| 7 | NC | No internal connection |
| 8 | NC | No internal connection |
| 9 | IsoRxD | Isolated RxD output. No connection should be made to this pin. |
| 10 | CANL | Low level CANbus line |
| 11 | V_{DD2} | V _{DD2} power supply input |
| 12 | CANH | High level CANbus line |
| 13 | S | Mode select input. Leave open or set low for normal operation; set high for silent mode. |
| 14 | IsoTxD | Isolated TxD output. No connection should be made to this pin. |
| 15 | GND_2 | V _{DD2} power supply ground return |
| 16 | V_{DD2} | V _{DD2} power supply input |



IL41050 Pin Connections (0.3" SOIC Package)

| 1 | V_{DD1} | V _{DD1} power supply input |
|----|------------------|--|
| 2 | GND_1 | $V_{\rm DD1}$ power supply ground return (pin 2 is internally connected to pin 8) |
| 3 | TxD | Transmit Data input |
| 4 | NC | No internal connection |
| 5 | RxD | Receive Data output |
| 6 | NC | No internal connection |
| 7 | NC | No internal connection |
| 8 | GND_1 | V _{DD1} power supply ground return (pin 8 is internally connected to pin 2) |
| 9 | GND_2 | V _{DD2} power supply ground return (pin 9 is internally connected to pin 15) |
| 10 | V _{REF} | Reference voltage output |
| 11 | V_{DD2} | V _{DD2} power supply input |
| 12 | CANL | Low level CANbus line |
| 13 | CANH | High level CANbus line |
| 14 | S | Mode select input. Leave open or set low for normal operation; set high for silent mode. |
| 15 | GND_2 | V _{DD2} power supply ground return (pin 15 is internally connected to pin 9) |
| 16 | V_{DD2} | V _{DD2} power supply input |





Input capacitance, CANL

Specifications Electrical Specifications are T_{min} to T_{max} and V_{DD1} , V_{DD2} = 4.75 V to 5.25 V unless otherwise stated. Symbol Min. Units **Test Conditions** Typ. **Power Supply Current** 1.75 3.0 $dr = 0 \text{ bps; } V_{DD1} = 5 \text{ V}$ 1 Quiescent supply current (recessive) mΑ IQ_{VDD1} 0.7 1.4 2.0 $dr = 0 \text{ bps}; V_{DD1} = 3.3 \text{ V}$ $dr = 1 \text{ Mbps}, R_L = 60\Omega;$ 1.2 2.0 3.2 $V_{DD1} = 5 \text{ V}$ Dynamic supply current (dominant) mA I_{VDD1} $dr = 1 \text{ Mbps}, R_L = 60\Omega;$ 0.9 1.6 2.2 $V_{DD1} = 3.3 \text{ V}$ Quiescent supply current (recessive) 3.5 6.75 13 IQ_{VDD2} 0 bps mA Dynamic supply current (dominant) I_{VDD2} 26 52 78 1 Mbps, $R_L = 60\Omega$ Transmitter Data input (TxD)⁽¹⁾ V_{IH} $V_{DD1} = 5 \text{ V}$; recessive High level input voltage ↑ 2.4 5.25 V $\overline{V}_{DD1} = 3.3 \text{ V}$; recessive 2.0 V High level input voltage ↑ V_{IH} 3.6 Low level input voltage ↓ V_{IL} -0.30.8 V Output dominant TxD input rise and fall time⁽²⁾ tr 1 μs 10% to 90%. -10 10 $V_{TxD} = V_{DD1}$ High level input current I_{IH} μΑ $V_{TxD} = \overline{0 V}$ 10 10 Low level input current I_{IL} μΑ Mode select input (S) 2.0 V High level input voltage V_{IH} $V_{DD2} + 0.3$ Silent mode $V_{\rm IL}$ V Low level input voltage -0.30.8 High-speed mode High level input current 20 30 45 $V_S = 2 V$ I_{IH} μΑ Low level input current 15 30 10 $V_S = \overline{0 V}$ μΑ I_{IL} Receiver Data output (RxD) High level output current I_{OH} -2-8.5 -20 mA $V_{RxD} = 0.8 V_{DD1}$ 2 8.5 20 $V_{RxD} = 0.45 \text{ V}$ Low level output current mA I_{OL} 3.9 Failsafe supply voltage⁽⁴⁾ 3.6 V V_{DD2} Reference Voltage output (V_{REF}) V_{REF} $0.45 \, V_{DD2}$ $0.5 \, V_{DD2}$ V $-50 \mu A < I_{VREF} < +50 \mu A$ Reference Voltage output $0.55 \, V_{DD2}$ **Bus lines (CANH and CANL)** $\overline{V_{\text{TxD}}} = \overline{V_{\text{DD1}}}$, no load Recessive voltage at CANH pin V_{O(reces)} CANH 2.0 2.5 3.0 V V_{O(reces)} CANL 2.5 V $V_{TxD} = V_{DD1}$, no load Recessive voltage at CANL pin 2.0 3.0 $-27 \text{ V} < \text{V}_{\text{CANH}} < +32 \text{V};$ I_{O(reces)} CANH Recessive current at CANH pin -2.0+2.5mΑ $0V < V_{DD2} < 5.25V$ $-27 \text{ V} < \text{V}_{\text{CANL}} < +32 \text{V};$ Recessive current at CANL pin I_{O(reces)} CANL -2.0+2.5mΑ 0 V < V_{DD2} < 5.25 V Dominant voltage at CANH pin V_{O(dom)} CANH 3.0 3.6 4.25 V $V_{TxD} = 0 V$ Dominant voltage at CANL pin V_{O(dom)} CANL 0.5 1.4 1.75 V $V_{TxD} = 0 V$ $V_{TxD} = 0 \text{ V; dominant}$ V 1.5 2.25 3.0 Differential bus input voltage $42.5 \ \Omega < R_L < 60 \ \Omega$ $V_{i(dif)(bus)}$ $(V_{CANH} - V_{CANL})$ $V_{TxD} = V_{DD1};$ 0 -50+50mV recessive; no load I_{O(sc)} CANH -70 -95 $V_{\text{CANH}} = 0 \text{ V}, \overline{V_{\text{TxD}}} = 0$ Short-circuit output current at CANH -45 mA 70 Short-circuit output current at CANL IO(sc) CANL 45 100 mA $V_{CANL} = 36 \text{ V}, V_{TxD} = 0$ $-12 \text{ V} < \text{V}_{\text{CANL}} < +12 \text{V};$ V Differential receiver threshold voltage $V_{i(dif)(th)}$ 0.5 0.7 0.9 $-12 \text{ V} < \text{V}_{\text{CANH}} < +12 \text{ V}$ Differential receiver input voltage $-12 \text{ V} < \text{V}_{\text{CANL}} < +12 \text{ V};$ 50 70 100 mV $V_{i(dif)(hys)}$ hysteresis $-12 \text{ V} < \text{V}_{\text{CANH}} < +12 \text{ V}$ Common Mode input resistance at 15 35 25 kΩ $R_{i(CM)(CANH)}$ Common Mode input resistance at 15 $R_{i(CM)(CANL)}$ 25 35 kΩ **CANL** Matching between Common Mode -3 0 +3 $V_{CANL} = V_{CANH}$ % $R_{i(CM)(m)}$ input resistance at CANH, CANL 25 Differential input resistance 50 75 $R_{i\underline{(diff)}}$ kΩ 7.5 20 $V_{TxD} = V_{DD1}$ Input capacitance, CANH C_{i(CANH)} pF

 $C_{i(CANL)}$

7.5

20

pF

 $V_{TxD} = V_{DD1}$



Specifications (...cont.)

Electrical Specifications are T_{min} to T_{max} and V_{DD1} , V_{DD2} = 4.5 V to 5.5 V unless otherwise stated.

| Differential input capacitance | $C_{i(dif)}$ | | 3.75 | 10 | pF | $V_{TxD} = V_{DD1}$ |
|--------------------------------|---------------------------|-----|------|-----|-----|---|
| Input leakage current at CANH | I _{LI(CANH)} | 100 | 170 | 250 | μΑ | $V_{\text{CANH}} = 5 \text{ V}, V_{\text{DD2}} = 0 \text{ V}$ |
| Input leakage current at CANL | I _{LI(CANL)} | 100 | 170 | 250 | μΑ | $V_{CANL} = 5 \text{ V}, V_{DD2} = 0 \text{ V}$ |
| Thermal Shutdown | | | | | | |
| Shutdown junction temperature | $T_{j(SD)}$ | 155 | 165 | 180 | °C | |
| Timing Characteristics | | | | | | |
| TxD to bus active delay | t | 29 | 63 | 125 | ns | $V_S = 0 V; V_{DD1} = 5 V$ |
| TAD to bus active delay | t _{d(TxD-BUSon)} | 32 | 66 | 128 | 118 | $V_S = 0 \text{ V}; V_{DD1} = 3.3 \text{ V}$ |
| TxD to bus inactive delay | t | 29 | 68 | 110 | ns | $V_S = 0 \ V; \ V_{DD1} = 5 \ V$ |
| TAD to bus mactive delay | $t_{d(TxD-BUSoff)}$ | 32 | 71 | 113 | 115 | $V_S = 0 \text{ V}; V_{DD1} = 3.3 \text{ V}$ |
| Bus active to RxD delay | t | 24 | 58 | 125 | ns | $V_S = 0 \ V; \ V_{DD1} = 5 \ V$ |
| Bus active to KAD delay | t _{d(BUSon-RxD)} | 27 | 61 | 128 | 118 | $V_S = 0 \text{ V}; V_{DD1} = 3.3 \text{ V}$ |
| Bus inactive to RxD delay | t | 49 | 103 | 170 | ns | $V_S = 0 \ V; \ V_{DD1} = 5 \ V$ |
| Bus mactive to KAD delay | $t_{d(BUSoff-RxD)}$ | 52 | 106 | 173 | 118 | $V_S = 0 \text{ V}; V_{DD1} = 3.3 \text{ V}$ |
| TxD dominant time for timeout | Т | 250 | 457 | 765 | 116 | $V_{TxD} = 0 V$ |
| TAD dominant time for timeout | $T_{\text{dom(TxD)}}$ 2 | 230 | 437 | 703 | μs | $3.0 \text{ V} > \text{V}_{\text{DD1}} < 5.5 \text{ V}$ |

Magnetic Field Immunity(3)

| magnotio i iola miniami | | | | | | | | |
|--|--|-------|-------|--|-----|-----------------|--|--|
| $V_{DD1} = 5 \text{ V}, V_{DD2} = 5 \text{ V}$ | | | | | | | | |
| Power frequency magnetic immunity | H_{PF} | 2,500 | 3,000 | | A/m | 50 Hz/60 Hz | | |
| Pulse magnetic field immunity | H_{PM} | 3,000 | 3,500 | | A/m | $t_p = 8 \mu s$ | | |
| Cross-axis immunity multiplier | K_X | | 1.8 | | | Figure 1 | | |
| | $V_{\rm DD1} = 3.3 \text{ V}, V_{\rm DD2} = 5 \text{ V}$ | | | | | | | |
| Power frequency magnetic immunity | H_{PF} | 1,000 | 1,500 | | A/m | 50 Hz/60 Hz | | |
| Pulse magnetic field immunity | H_{PM} | 1,800 | 2,000 | | A/m | $t_p = 8 \mu s$ | | |
| Cross-axis immunity multiplier | K_X | | 1.5 | | | Figure 1 | | |

Notes:

- 1. The TxD input is edge sensitive. Voltage magnitude of the input signal is specified, but edge rate specifications must also be met.
- 2. The maximum time allowed for a logic transition at the TxD input is 1 μ s.
- 3. Uniform magnetic field applied across the pins of the device. Cross-axis multiplier effective when field is applied perpendicular to the pins.
- 4. If V_{DD2} falls below the specified failsafe supply voltage, RxD will go High.

Electrostatic Discharge Sensitivity

This product has been tested for electrostatic sensitivity to the limits stated in the specifications. However, NVE recommends that all integrated circuits be handled with appropriate care to avoid damage. Damage caused by inappropriate handling or storage could range from performance degradation to complete failure.

Electromagnetic Compatibility

The IL41050 is fully compliant with generic EMC standards EN50081, EN50082-1 and the umbrella line-voltage standard for Information Technology Equipment (ITE) EN61000. The IsoLoop Isolator's Wheatstone bridge configuration and differential magnetic field signaling ensure excellent EMC performance against all relevant standards. NVE conducted compliance tests in the categories below:

EN50081-1

Residential, Commercial & Light Industrial

Methods EN55022, EN55014

EN50082-2: Industrial Environment

Methods EN61000-4-2 (ESD), EN61000-4-3 (Electromagnetic Field Immunity), EN61000-4-4 (Electrical Transient Immunity), EN61000-4-6 (RFI Immunity), EN61000-4-8 (Power Frequency Magnetic Field Immunity), EN61000-4-9 (Pulsed Magnetic Field), EN61000-4-10 (Damped Oscillatory Magnetic Field)

ENV50204

Radiated Field from Digital Telephones (Immunity Test)

Immunity to external magnetic fields is higher if the field direction is "end-to-end" (rather than to "pin-to-pin") as shown in the diagram at right.




Fig. 1



Application Information

Power Supply Decoupling

Both $V_{\rm DD1}$ and $V_{\rm DD2}$ must be bypassed with 100 nF ceramic capacitors. These supply the dynamic current required for the isolator switching and should be placed as close as possible to $V_{\rm DD}$ and their respective ground return pins.

Dominant Mode Time-out and Failsafe Receiver Functions

CAN bus latch up is prevented by an integrated Dominant mode timeout function. If the TxD pin is forced permanently low by hardware or software application failure, the time-out returns the RxD output to the high state no more than 765 µs after TxD is asserted dominant. The timer is triggered by a negative edge on TxD. If the duration of the low is longer than the internal timer value, the transmitter is disabled, driving the bus to the recessive state. The timer is reset by a positive edge on pin TxD.

If power is lost on Vdd2, the IL41050 asserts the RxD output high when the supply voltage falls below 3.8 V. RxD will return to normal operation as soon as Vdd2 rises above approximately 4.2 V.

The Isolation Advantage

Battery fire caused by over or under charging of individual lithium ion cells is a major concern in multi-cell high voltage electric and hybrid vehicle batteries. To combat this, each cell is monitored for current flow, cell voltage, and in some advanced batteries, magnetic susceptibility. The IL41050 allows seamless connection of the monitoring electronics of every cell to a common CAN bus by electrically isolating inputs from outputs, effectively isolating each cell from all other cells. Cell status is then monitored via the CAN controller in the Battery Management System (BMS).

Another major advantage of isolation is the tremendous increase in noise immunity it affords the CAN node, even if the power source is a battery. Inductive drives and inverters can produce transient swings in excess of $20 \text{ kV/}\mu\text{s}$. The traditional, non-isolated CAN node provides some protection due to differential signaling and symmetrical driver/receiver pairs, but the IL41050 typically provides more than twice the dV/dt protection of a traditional CAN node.




Fig. 2. Isolated CAN node using the IL41050 and an SJA1000 MCU.


Programmable Power-Up


A unique non-volatile programmable power-up feature prevents unstable nodes. A state that needs to be present at node power up can be programmed at the last power down. For example if a CAN node is required to "pulse" dominant at power up, TxD can be sent low by the controller immediately prior to power down. When power is resumed, the node will immediately go dominant allowing self-check code in the microcontroller to verify node operation. If desired, the node can also power up silently by presetting the TxD line high at power down. At the next power on, the IL41050 will remain silent, awaiting a dominant state from the bus.

The microcontroller can check that the CAN node powered down correctly before applying power at the next "power on" request. If the node powered down as intended, RxD will be set high and stored in IL41050's non-volatile memory. The level stored in the RxD bit can be read before isolated node power is enabled, avoiding possible CAN bus disruption due to an unstable node.




Package Drawings, Dimensions and Specifications







Ordering Information and Valid Part Numbers



RoHS COMPLIANT



Revision History

ISB-DS-001-IL41050-F April 2010

Changes

• Added 7-inch tape-and-reel bulk packaging option (TR7) for narrow-body parts (p. 8).

ISB-DS-001-IL41050-E March 2010

Changes

• Changed narrow-body pinouts for pins 9, 10, 12, 13, and 14 (p. 3).

ISB-DS-001-IL41050-D March 2010

Changes

- Added 0.15" narrow-body SOIC package.
- Added failsafe supply voltage specification and related Note 4.

ISB-DS-001-IL41050-C February 2010

Changes

- Extended min. operating temperature to −55°C.
- Misc. changes and clarifications for final release.

ISB-DS-001-IL41050-B January 2010

Change

- Clarified TxD edge trigger mode. Added information to Applications section.
- Tightened timing specifications based on qualification data.

ISB-DS-001-IL41050-A January 2010

Change

Initial release.



About NVE

An ISO 9001 Certified Company

NVE Corporation manufactures innovative products based on unique spintronic Giant Magnetoresistive (GMR) technology. Products include Magnetic Field Sensors, Magnetic Field Gradient Sensors (Gradiometers), Digital Magnetic Field Sensors, Digital Signal Isolators, and Isolated Bus Transceivers.

NVE pioneered spintronics and in 1994 introduced the world's first products using GMR material, a line of ultra-precise magnetic sensors for position, magnetic media, gear speed and current sensing.

NVE Corporation 11409 Valley View Road Eden Prairie, MN 55344-3617 USA Telephone: (952) 829-9217

Fax: (952) 829-9189 Internet: www.nve.com e-mail: <u>isoinfo@nve.com</u>

The information provided by NVE Corporation is believed to be accurate. However, no responsibility is assumed by NVE Corporation for its use, nor for any infringement of patents, nor rights or licenses granted to third parties, which may result from its use. No license is granted by implication, or otherwise, under any patent or patent rights of NVE Corporation. NVE Corporation does not authorize, nor warrant, any NVE Corporation product for use in life support devices or systems or other critical applications, without the express written approval of the President of NVE Corporation.

Specifications are subject to change without notice.

ISB-DS-001-IL41050-F April 2010