


Features

- Processed with BCDMOS on SOI (Silicon On Insulator)
- DC to 10MHz analog signal frequency
- Surface mount package available
- Low quiescent power dissipation (< 1µA typical)
- Output on-resistance typically 20Ω
- TTL I/O's for 3.3V interface
- Adjustable high voltage supplies

Applications

- Ultrasound imaging
- Printers
- Industrial controls and measurement

Block Diagram



Description

The CPC7220 is a low charge injection 8-channel high-voltage analog switch integrated circuit (IC) for use in applications requiring high voltage switching. Control of the high voltage switching is via low voltage TTL logic level compatible inputs for direct connectivity to the system controller.

Switch manipulation is managed by an 8-bit serial to parallel shift register whose outputs are buffered and stored by an 8-bit transparent latch. Level shifters buffer the latch outputs and operate the high voltage switches.

Because the CPC7220 is capable of switching high load voltages and has a flexible load voltage range, e.g. V_{PP}/V_{NN} : +40V/-160V or +100V/-100V, it is well suited for many medical and industrial applications such as medical ultrasound imaging, printers, and industrial measurement equipment.


Construction of the high voltage switches using Clare's reliable BCDMOS process technology on SOI (Silicon On Insulator) allow the switches to be organized as solid state switches with direct gate drive.

Ordering Information

Part Number	Description
CPC7220W	28-Lead PLCC in Tubes (37/Tube)
CPC7220WTR	28-Lead PLCC Tape & Reel (500/Reel)
CPC7220K	48-Lead LQFP in Trays (250/Tray)
CPC7220KTR	48-Lead LQFP Tape & Reel (1000/Reel)




PLCC Package Pinout



Pin Descriptions

CPC7220	Name	Description
1	SW3	SW3 output
2	SW3	SW3 output
3	SW2	SW2 output
4	SW2	SW2 output
5	SW1	SW1 output
6	SW1	SW1 output
7	SW0	SW0 output
8	SW0	SW0 output
10	V _{PP}	Switch positive high voltage supply
12	V _{NN}	Switch negative high voltage supply
13	GND	Ground
14	V _{DD}	Logic positive voltage supply
16	D _{IN}	Serial data input
17	CLK	Clock input, positive edge trigger
18	LE	Latch enable, active low
19	CL	Latch clear, active high clears latches and opens switches
20	D _{OUT}	Serial data output
21	SW7	SW7 output
22	SW7	SW7 output
23	SW6	SW6 output
24	SW6	SW6 output
25	SW5	SW5 output
26	SW5	SW5 output
27	SW4	SW4 output
28	SW4	SW4 output
9, 11, 15	N/C	No Connection

LQFP Package Pinout



Pin Descriptions

CPC7220	Name	Description
1	SW5	SW5 output
2	N/C	No Connection
3	SW4	SW4 output
4	N/C	No Connection
5	SW4	SW4 output
6	N/C	No Connection
7	N/C	No Connection
8	SW3	SW3 output
9	N/C	No Connection
10	SW3	SW3 output
11	N/C	No Connection
12	SW2	SW2 output
13	N/C	No Connection
14	SW2	SW2 output
15	N/C	No Connection
16	SW1	SW1 output
17	N/C	No Connection
18	SW1	SW1 output
19	N/C	No Connection
20	SW0	SW0 output
21	N/C	No Connection
22	SW0	SW0 output
23	N/C	No Connection
24	V _{PP}	Switch positive high voltage supply
25	V _{NN}	Switch negative high voltage supply
26	N/C	No Connection
27	N/C	No Connection
28	GND	Ground
29	V _{DD}	Logic positive voltage supply
30	N/C	No Connection
31	N/C	No Connection
32	N/C	No Connection
33	D _{IN}	Serial data input
34	CLK	Clock input, positive edge trigger
35	LE	Latch enable, active low
36	CL	Latch clear, active high clears latches and opens switches
37	D _{OUT}	Serial data output
38	N/C	No Connection
39	SW7	SW7 output
40	N/C	No Connection
41	SW7	SW7 output
42	N/C	No Connection
43	SW6	SW6 output
44	N/C	No Connection
45	SW6	SW6 output
46	N/C	No Connection
47	SW5	SW5 output
48	N/C	No Connection

Absolute Maximum Ratings (@ 25° C)

Parameter	Ratings	Units
V_{DD} logic power supply voltage	-0.5 to +6	V
$V_{PP} - V_{NN}$ supply voltage	220	V
V_{PP} positive high voltage supply	-0.5 to $V_{NN} + 200$	V
V_{NN} negative high voltage supply	+0.5 to $V_{PP} - 200$	V
Logic input voltages	-0.5 to $V_{DD} + 0.3$	V
Analog signal range	V_{NN} to V_{PP}	-
Peak analog signal current/channel	1	A
Power dissipation	1.2	W
Storage Temperature	-60 to +150	°C

Absolute Maximum Ratings are stress ratings. Stresses in excess of these ratings can cause permanent damage to the device. Functional operation of the device at conditions beyond those indicated in the operational sections of this data sheet is not implied.

Operating Conditions

Parameter	Symbol	Value
Logic power supply voltage ^{1,3}	V_{DD}	4.5V to 6V
Positive high voltage supply ^{1,3}	V_{PP}	40V to $V_{NN} + 200V$
Negative high voltage supply ^{1,3}	V_{NN}	-40V to -160V
Analog signal voltage peak to peak ²	V_{SIG}	$V_{NN} + 10V$ to $V_{PP} - 10V$
Operating temperature	T_A	0°C to 70°C

NOTES:

¹ Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.

² V_{SIG} must be $V_{NN} \leq V_{SIG} \leq V_{PP}$ or floating during power up/down transition.

³ Rise and fall times of power supplies V_{DD} , V_{PP} and V_{NN} should not be less than 1msec.

Electrical Characteristics

DC Characteristics (over recommended operating conditions unless otherwise noted)


Parameter	Symbol	Test Conditions	0°C		+25°C			+70°C		Units	
			min	max	min	typ	max	min	max		
Small Signal Switch On-resistance	R _{ONS}	V _{PP} = 40V, V _{NN} = -160V	I _{SIG} = 5mA	-	30	-	26	38	-	48	Ω
			I _{SIG} = 200mA	-	25	-	22	27	-	32	
		V _{PP} = 100V, V _{NN} = -100V	I _{SIG} = 5mA	-	25	-	22	27	-	33	
			I _{SIG} = 200mA	-	18	-	18	24	-	27	
		V _{PP} = 160V, V _{NN} = -40V	I _{SIG} = 5mA	-	23	-	20	25	-	30	
			I _{SIG} = 200mA	-	22	-	16	25	-	27	
Small Signal Switch On-resistance Matching	ΔR _{ONS}	I _{SW} = 5mA, V _{PP} = 100V, V _{NN} = -100V		-	20	-	5	20	-	20	%
Large Signal Switch On-resistance	R _{ONL}	V _{SIG} = V _{PP} - 10V, I _{SIG} = 0.8A		-	-	-	15	-	-	-	Ω
Switch Off Leakage Per Switch	I _{SOL}	V _{SIG} = V _{PP} - 10V and V _{NN} + 10V		-	5	-	0.4	10	-	15	μA
DC Offset Switch Off	-	R _L = 100KΩ		-	100	-	0	100	-	100	mV
DC Offset Switch On	-	R _L = 100KΩ		-	100	-	0	100	-	100	mV
V _{PP} Quiescent Supply Current	I _{PPQ}	ALL SWs OFF		-	-	-	0.1	10	-	-	μA
		ALL SWs ON I _{SW} = 5mA		-	-	-	-	-	-	-	μA
V _{NN} Quiescent Supply Current	I _{NNQ}	ALL SWs OFF		-	-	-	-0.1	-10	-	-	μA
		ALL SWs ON I _{SW} = 5mA		-	-	-	-	-	-	-	μA
Switch Output Peak Current	-	V _{SIG} duty cycle 0.1%		-	-	-	-	0.8	-	-	A
Output Switch Frequency	f _{SW}	Duty Cycle = 50%		-	-	-	-	50	-	-	KHz
V _{PP} Operating Supply Current	I _{PP}	V _{PP} = 40V, V _{NN} = -160V	50kHz Output Switching Frequency with no load	-	6.5	-	-	7	-	8	mA
		V _{PP} = 100V, V _{NN} = -100V		-	5	-	-	5.5	-	5.5	
V _{NN} Operating Supply Current	I _{NN}	V _{PP} = 160V, V _{NN} = -40V		-	5	-	-	5	-	5.5	
V _{DD} Average Supply Current	I _{DD}	f _{CLK} = 5MHz, V _{DD} = 5V		-	4	-	-	4	-	4	mA
V _{DD} Quiescent Supply Current	I _{DDQ}	-		-	10	-	1	10	-	10	μA
D _{OUT} Source Capability	V _{OH}	I _{OUT} = -400μA		-	-	V _{DD} -0.7	-	-	-	-	V
D _{OUT} Sink Capability	V _{OL}	I _{OUT} = +400μA		-	-	-	-	0.7	-	-	V
Logic Input Capacitance	C _{IN}	-		-	10	-	-	10	-	10	pF
Logic Input High	V _{IH}	4.75V < V _{DD} < 5.25V		2	-	2	-	-	2	-	V
Logic Input Low	V _{IL}	4.75V < V _{DD} < 5.25V		-	0.8	-	-	0.8	-	0.8	V

Electrical Characteristics

AC Characteristics (over recommended operating conditions unless otherwise noted)

Parameter	Symbol	Test Conditions	0°C		+25°C			+70°C		Units
			min	max	min	typ	max	min	max	
Set Up Time before LE rises	t_{SD}		150	-	150	-	-	150	-	ns
Time Width of LE	t_{WLE}		150	-	150	-	-	150	-	ns
Clock Delay time to Data Out	t_{DO}		-	150	-	-	150	-	150	ns
Time Width of CL	t_{WCL}		150	-	150	-	-	150	-	ns
Set Up Time Data to Clock	t_{SU}		15	-	15	8	-	20	-	ns
Hold Time Data from Clock	t_H		35	-	35	-	-	35	-	ns
Clock Freq	f_{CLK}	50% duty cycle $f_{DATA} = f_{CLK}/2$	-	5	-	-	5	-	5	MHz
Clock Rise and Fall Times	t_r, t_f		-	50	-	-	50	-	50	ns
Turn On Time	t_{ON}	$V_{SIG} = V_{PP} - 10V, R_L = 10K\Omega$	-	5	-	-	5	-	5	μs
Turn Off Time	t_{OFF}									
Maximum V_{SIG} Slew Rate	dv/dt	$V_{PP} = 160V, V_{NN} = -40V$	-	20	-	-	20	-	20	V/ns
		$V_{PP} = 100V, V_{NN} = -100V$								
		$V_{PP} = 40V, V_{NN} = -160V$								
Off Isolation	KO	$f = 5MHz, 1K\Omega/15pF$ load	-30	-	-30	-33	-	-30	-	dB
		$f = 5MHz, 50\Omega$ load	-58	-	-58	-	-	-58	-	
Switch Crosstalk	K_{CR}	$f = 5MHz, 50\Omega$ load	-60	-	-60	-	-	-60	-	dB
Output Switch Isolation Diode Current	I_{ID}	300ns Pulse Width, 2.0% Duty Cycle		300			300		300	mA
Off Capacitance SW to GND	$C_{SG(OFF)}$	0V, 1MHz	5	17	5	21	25	5	20	pF
On Capacitance SW to GND	$C_{SG(ON)}$	0V, 1MHz	25	40	20	30	40	25	50	pF
Output Voltage Spike	$+V_{SPK}$	$V_{PP} = 40V, V_{NN} = -160V, R_L = 50\Omega$	-	-	-	-	150	-	-	mV
	$-V_{SPK}$									
	$+V_{SPK}$	$V_{PP} = 100V, V_{NN} = -100V, R_L = 50\Omega$								
	$-V_{SPK}$									
Charge Injection	Q	$V_{PP} = 100V, V_{NN} = -100V, V_{SIG} = 0V$			-	880	-			pC

Logic Timing Waveforms



CPC7220 Description

The CPC7220 takes a serial stream of input data along with a synchronous clock signal. As the clock transits from low to high, the data at the input of each shift register is shifted through from SR(n) to SR(n+1). A high data bit, a "1," represents an ON switch; a low data bit, a "0," represents an OFF switch. Data is input and shifted through the internal shift register until all eight shift register positions, SR0 through SR7, are in the desired state.

D_{IN}: The data-in line presents data bits to the CPC7220 to be shifted through the internal shift register.

CLK: The clock signal's rising edge is associated only with shifting data into and through the shift register.

CL: The clear line overrides all other inputs. When CL is high, the shift register is cleared to all 0s and all latches are set low, which causes all output switches to be turned OFF immediately. When CL is low, all output switches remain in whatever state they are in, ON or OFF, in response to CLK, latch inputs, and the \overline{LE} signal.

\overline{LE} : latch enable controls the state of the latches and thus the state of the eight switches. If \overline{LE} is high, then the latches do not change states, but retain their most recent status: either ON or OFF. With \overline{LE} high, input data and CLK have no effect on the state of the output switches. If \overline{LE} is low, then all latch outputs and their switch states follow the inputs from the shift register. \overline{LE} is overridden by CL: no matter what state \overline{LE} is in, CL clears the latches. See table on page 10.

D_{OUT}: The data-out pin is the output of SR7. After eight clock pulses, the first bit of eight input data bits is shifted to SR7 and appears on D_{OUT}.

SW0 - SW7: The CPC7220 provides eight high-voltage SPST output switches with a typical on-resistance of 20Ω. The two connections of each switch are not polarity-sensitive.


V_{PP} and V_{NN}: Voltage inputs to the level shifters for each switch channel that translate the voltage level of the latch output signals to an appropriate level for the voltages being switched.

The high-voltage output switches are turned on and off in response to the data sent into the latches from the shift register: data 0 turns a switch OFF, data 1

turns a switch ON.

Two or more CPC7220 devices can be cascaded to form an n-switch arrangement. The D_{OUT} pin of the first is connected to the D_{IN} pin of the next in the series. All devices are connected to the same clock (CLK) signal. \overline{LE} of all devices would normally be connected, as would CL, but this is not necessary.

The first data bit applied to D_{IN} of the CPC7220, whether it's a single device or several cascaded devices, ripples through to the last switch output in line after the application of a full clocking sequence of 8 clock pulses per CPC7220. Setting the serial I/O device to output the most significant bit (MSB) first, results in the MSB appearing on SW7 of the last device in line after a full clocking sequence.



Truth Table

D0	D1	D2	D3	D4	D5	D6	D7	\overline{LE}	CL	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	L	OFF							
H								L	L	ON							
	L							L	L		OFF						
	H							L	L		ON						
		L						L	L			OFF					
		H						L	L			ON					
			L					L	L				OFF				
			H					L	L				ON				
				L				L	L					OFF			
				H				L	L					ON			
					L			L	L						OFF		
					H			L	L						ON		
						L		L	L							OFF	
						H		L	L							ON	
							L	L	L								OFF
							H	L	L								ON
X	X	X	X	X	X	X	X	H	L	HOLD PREVIOUS STATE							
X	X	X	X	X	X	X	X	X	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF

Notes:

1. The eight switches operate independently.
2. Serial data is clocked in on the L→H transition CLK.
3. The switches go to a state retaining their present condition at the rising edge of \overline{LE} . When \overline{LE} is low the shift register data flows through the latch.
4. D_{OUT} is high when switch 7 is on.
5. Shift register clocking has no effect on the switch states if \overline{LE} is H.
6. The clear input overrides all other inputs.

Manufacturing Information

Soldering

For proper assembly, the component must be processed in accordance with the current revision of IPC/JEDEC standard J-STD-020. Failure to follow the recommended guidelines may cause permanent damage to the device resulting in impaired performance and/or a reduced lifetime expectancy.


Washing

Clare does not recommend ultrasonic cleaning or the use of chlorinated solvents.




MECHANICAL DIMENSIONS

28-Pin PLCC Package




Recommended PCB Land Pattern




Dimensions
mm(Max)/mm(Min)
(inches(Max)/inches(Min))

48-Pin LQFP Package



Recommended PCB Land Pattern



Dimensions
mm
(inches)

PRELIMINARY

For additional information please visit our website at: www.clare.com

Clare, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. Neither circuit patent licenses nor indemnity are expressed or implied. Except as set forth in Clare's Standard Terms and Conditions of Sale, Clare, Inc. assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

The products described in this document are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or where malfunction of Clare's product may result in direct physical harm, injury, or death to a person or severe property or environmental damage. Clare, Inc. reserves the right to discontinue or make changes to its products at any time without notice.