austriamicrosystems

Data Sheet

AS1713 Difference Amplifier, 10MHz, 10V/µs, Rail-to-Rail I/O with Shutdown

1 General Description

The AS1713 is a low cost cmos difference amplifier providing extended common mode voltage range for a single rail 5V supply. Resistor trimming during final test ensures a typical common mode rejection of 60dB. Low input bias currents, 10MHz gain bandwidth, low total harmonic distortion (THD) and a rail-to-rail output drive capability of typically 200mA (@ 5V supply) provide support for a number of signal processing applications such as audio line receivers, ground loop breakers and current sensing. Linearity is suitable for 12bit ADC measurement.

A classical single amplifier approach ensures that the differential gain is determined by a simple ratio of two internal resistors. A fixed gain of x1 is available.

Single ended input resistance is equalised $(10k\Omega \pm 10\%)$ at each input terminal. This feature provides additional common mode rejection when long balanced input cables connect at the input.

A EN pin reduces the quiescent current of the device.

2 Key Features

- Constant Output Drive Capability: 50mA
- Rail-to-Rail Input and Output
- Supply Current: 1.6mA
- Single-Supply Operation: 2.7 to 5.5V
- Voltage Gain: 1
- Gain-Bandwidth Product: 10MHz
- High Slew Rate: 10V/µs
- Power-Supply Rejection Ratio: -70dB
- Common Mode Rejection Ratio: -60dB
- No Phase Reversal for Overdriven Inputs
- Unity-Gain Stable for Capacitive Loads: Up to 100pF
- Shutdown Mode Current: 1nA
- MLPD (2x2mm) 8-pin package

3 Applications

The device is ideal for headphone amplifiers with ground interference rejection, infotainment high drive audio line buffers with ground interference rejection, audio differential-to-single-ended conversion and instrumentation amplifier back-end.



Figure 1. Block Diagram

4 Pinout

Pin Assignments

Figure 2. Pin Assignments (Top View)



Pin Descriptions

Table 1. Pin Descriptions

Pin Number	Pin Name	Description
1	INP	Non-inverting Input.
2	INN	Inverting Input.
		Active-Low Enable Input. A logic low on this pin shuts down the device.
3	EN	Vss: device in shutdown.
		VDD: normal operation.
4	VDD	Positive Supply Input.
5	OUT	Amplifier Output.
6	VSS	Negative Supply Input. This pin must be connected to ground in single-supply applications.
7	SENSE	Sense Input. Ground this pin when external inverting gain control is required.
8	REF	Reference Input. Reference to non-inverting input resistor network.

5 Absolute Maximum Ratings

Stresses beyond those listed in Table 2 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Electrical Characteristics on page 4 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameter	Min	Max	Units	Comments
Supply Voltage (VDD to Vss)		+7	V	
Supply Voltage (All Other Pins)		VDD + 0.3	V	
Output Short-Circuit Duration to VDD or Vss		1	S	
Thermal Resistance OJA	3	33	°C/W	on PCB
ESD	1		kV	HBM MIL-Std. 883E 3015.7 methods
Operating Temperature Range	-40	+85	°C	
Storage Temperature Range	-65	+150	°C	
Junction Temperature		+150	°C	
Package Body Temperature		+260	۰C	The reflow peak soldering temperature (body temperature) specified is in accordance with IPC/JEDEC J-STD-020C "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices". The lead finish for Pb-free leaded packages is matte tin (100% Sn).

6 Electrical Characteristics

DC Electrical Characteristics

VDD = 2.7V, VSS = 0V, VCM = VDD/2, VOUT = VDD/2, RLOAD = Infinite, VEN = VDD, TAMB = -40 to +85°C. Typical values at TAMB = 25°C.

Table 3. DC Electrical Characteristics

Symbol	Parameter	Condition		Min	Тур	Max	Unit
Vdd	Supply Voltage Range	Inferred from Power Supply Rejection Ratio Test		2.7		5.5	V
VOFFSET	Input Offset Voltage					+1.5	mV
RSEIN	Single-Ended Input Resistance			9	10	11	kΩ
Vсм	Common Mode Input Voltage Range	Inferred from Co Rejection	mmon Mode Ratio ¹	Vss		Vdd	V
CMRR	Common Mode Rejection Ratio	Vss < Vcm	< Vdd	-45	-60		dB
PSRR	Power Supply Rejection Ratio	VDD = 2.7 t	o 5.5V	-60	-70		dB
Rout	Shutdown Output Impedance	Ven = 0	VO		130		Ω
VOUT-SHDNN	Shutdown Output Voltage	VEN = 0V, RLOAD	VEN = 0V, RLOAD = $2k\Omega$ to VDD		170	400	mV
		Vdd - Voh or Vol - Vss	$RLOAD = 32\Omega$		350	650	mV
	Output Voltage Swing		$RLOAD = 200\Omega$		70	120	
			$RLOAD = 2k\Omega$		9	20	
		Vdd - Voh or Vol - Vss	ILOAD = 10mA, VDD = 2.7V		55	100	mV
VOUT	Output voltage		ILOAD = 50mA, VDD = 5V		100	200	
ЮЦТ	Output Source/Sink Current	VDD = 2.7V, V- = VCM, V+ = VCM±100mV			100		mΔ
1001		VDD = 5.0V, V- = VCM, V+ = VCM±100mV			200		110 (
מסו	Quiescent Supply Current	VDD = 2.7V, VCM = VDD/2			1.6	3.2	mΔ
	Quescent Supply Surrent	VDD = 5.0V, VC		2.3	4.6	ША	
IDD-SHDNN	Shutdown Supply Current	VEN = 0V, VDD = 2.7V			1	2000 ¹	nA
	EN Logic Threshold	Shutdown Mode			Vss + 0.3		V
		Normal Operation			Vdd - 0.3		
	EN Input Bias Current	Vss < Ven < Vdd			50		pА

1. Guaranteed by design.

AC Electrical Characteristics

VDD = 2.7V, VSS = 0V, VCM = VDD/2, VOUT = VDD/2, RLOAD = Infinite, VEN = VDD, TAMB = -40 to +85°C. Typical values at TAMB = 25°C.

Symbol	Parameter Conditions		Min	Тур	Max	Units	
GBWP	Gain-Bandwidth Product VCM = VDD/2			4		MHz	
f _C	Cut-off Frequency			8.5		MHz	
SR	Slew Rate			5		V/µs	
PM	Phase Margin			60		deg	
GM	Gain Margin ¹			10		dB	
THD+N	Total Harmonic Distortion Plus Noise	f = 10kHz, Vout = 2Vp-p, Avcl = 1V/V		60		dBc	
CIN	Input Capacitance			2		pF	
	···· ··· - ·· 1	f = 1kHz		40		ņV/	
en	Voltage-Noise Density	f = 10kHz		30		√Hz	
	Capacitive-Load Stability	AvcL = 1V/V, no sustained oscillations		100		pF	
t SHDN	Shutdown Time			1		μs	
t ENABLE	Enable Time from Shutdown			7		μs	
ton	Power-Up Time			20		ns	

1. Guaranteed by design.

7 Typical Operating Characteristics

VDD = 2.7V; VSS = 0V, VCM = VDD/2, VOUT = VDD/2, $RLOAD = \infty$, VEN = VDD $TAMB = +25^{\circ}C$ (unless otherwise specified).





















Figure 9. Supply Current vs. CMRR













Figure 12. Output Swing Low vs. Temp.; VDD = 2.7V









Figure 15. VOUT vs. IOUT, sourcing

Figure 17. Transient Response; $V_{IN} = 100mV$, $C_{LOAD} = 10pF$



Figure 19. Transient Response; $V_{IN} = 1V$, $C_{LOAD} = 10pF$



Figure 16. VOUT vs. IOUT, sinking



Figure 18. Transient Response; $V_{IN} = 100mV$, $C_{LOAD} = 100pF$



Figure 20. Transient Response; $V_{IN} = 1V$, $C_{LOAD} = 100pF$





8 Application Information

Ground Loop Interference Suppression:

In real life situations the signal source and the amplifier are often located a distance apart, but still share the same ground arrangement with a number of other circuits. The ground system is never perfect as it has a small distributed resistance, capacitance and inductance. Thus, the ground appears as a distributed impedance.

As a various current flow into and out of the ground system exists, a small voltage drop will inevitably occur, causing different voltages within the ground. In Figure 23 and Figure 24, RGND denotes the ground resistance between the input signal ground and the output signal ground. The voltage drop across RGND should ideally have no effect on individual circuit performance.

In the single ended inverting amplifier shown in Figure 23, the amplifier sees VIN and VGND in series, so the amplifier output is:

$$VOUT = - [R_2/R_1] [VIN+VGND]$$
 (EQ 1)

Figure 23. Single Ended Inverting Amplifier



VGND is part of the output expression and is known as ground loop interference, ground bounce or even common impedance crosstalk. In some situations this interference signal can be close to or the same value as the wanted input signal such as in sensor applications.

A difference amplifier is a simple method used to reduce the effect of ground interference. VIN is regarded as a differential input signal, and VGND a common mode signal. From Figure 24, the amplifier output is:

$$VOUT = - [R_2/R_1] VIN$$
 (EQ 2)

Figure 24. Difference Amplifier



The additional cost of extra matched resistors is offset by the rejection of the unwanted common mode ground interference.

Differential Input / Output Buffer





Rail-to-Rail Input Stage

The AS1713 CMOS op amps have parallel connected n- and p-channel differential input stages that combine to accept a common-mode range extending to both supply rails. The n-channel stage is active for common-mode input voltages typically greater than (Vss + 1.2V), and the p-channel stage is active for common-mode input voltages typically less than (VDD - 1.2V).

Rail-to-Rail Output Stage

The minimum output is within millivolts of ground for single- supply operation, where the load is referenced to ground (Vss). Figure 26 shows the input voltage range and the output voltage swing of an AS1713 connected as a voltage follower. The maximum output voltage swing is load dependent although it is guaranteed to be within 500mV of the positive rail (VDD = 2.7V) even with maximum load (32Ω to ground) as shown in Figure 27.



Note: The absolute maximum ratings (see page 3) for power dissipation and output short-circuit duration (10s, max) must be adhered since the output current can exceed 200mA (see Typical Operating Characteristics on page 6).

Shutdown

When EN is pulled to low, the supply current drops to 0.5µA, the amplifier is disabled and the output is driven to Vss. Pulling EN to high enables the amplifier. When exiting shutdown, there is a 6µs delay before the amplifier output becomes active.

Note: Because the output is actively driven to Vss in shutdown, any pullup resistor on the output causes a current drain from the supply.

Power-Up

The AS1713 typically settle within 5µs after power-up.

Power Supplies and Layout

The AS1713 can operate from a single 2.7V to 5.5V supply or from dual \pm 1.35V to \pm 2.5V supplies. Good design improves device performance by decreasing the amount of stray capacitance at the op amp inputs/outputs.

- For single-supply operation, bypass the power supply with a 0.1µF ceramic capacitor.
- For dual-supply operation, bypass each supply to ground.
- Decrease stray capacitance by placing external components close to the op amp pins, minimizing trace and lead lengths.



9 Package Drawings and Markings

Figure 28. MLPD (2x2mm) 8-pin Package



Table 5. MLPD (2x2mm) 8-pin package Dimensions

Symbol	Min	Тур	Max	Symbol	Min	Тур	Max
A	0.51	0.55	0.60	D		2.00	
A1	0.00	0.02	0.05	E		2.00	
A3		0.15 ref		D2	1.45	1.60	1.70
aaa		0.15		E2	0.75	0.90	1.00
bbb		0.10		L	0.225	0.325	0.425
CCC		0.10		N		8	
k	0.20			ND		4	
b	0.20	0.25	0.30	NE			
е		0.50					

Notes:

- 1. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- 2. All dimensions are in millimeters, angle is in degrees.
- 3. Terminal #1 identifier and terminal numbering convention shall conform to JESD 95-1 SPP-012. Details of terminal #1 identifier are optional, but must be located within the area indicated. The terminal #1 identifier may be either a mold, embedded metal or mark feature.
- 4. Dimension **b** applies to metallized terminal and is measured between 0.15 and 0.30mm from terminal tip.

10 Ordering Information

The device is available as the standard products shown in Table 6.

Table 6. Ordering Information

Model	Marking	Description	Delivery Form	Package
AS1713-BTDT	ABB	Difference Amplifier, 10MHz, 10V/µs, Rail-to-Rail I/O with Shutdown	Tape and Reel	MLPD (2x2mm) 8-pin

All devices are RoHS compliant and free of halogene substances.

Copyrights

Copyright © 1997-2009, austriamicrosystems AG, Schloss Premstaetten, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.



Contact Information

Headquarters austriamicrosystems AG A-8141 Schloss Premstaetten, Austria

Tel: +43 (0) 3136 500 0 Fax: +43 (0) 3136 525 01

For Sales Offices, Distributors and Representatives, please visit:

http://www.austriamicrosystems.com/contact-us