

FEATURES

- Matched pair of programmable filters and VGAs**
- Continuous gain control range: -5 dB to +45 dB**
- 6-pole filter**
 - 1 MHz to 30 MHz in 1 MHz steps, 0.5 dB corner frequency**
 - SPI programmable**
- 6 dB front-end gain step**
- IMD3: >55 dBc for 1.5 V p-p composite output**
- HD2, HD3: >60 dBc for 1.5 V p-p output**
- Differential input and output**
- Adjustable output common-mode voltage**
- Optional dc output offset correction**
- Power-down feature**
- Single 5 V supply operation**


APPLICATIONS

- Baseband I/Q receivers**
- Diversity receivers**
- ADC drivers**

GENERAL DESCRIPTION

The ADRF6510 is a matched pair of fully differential low noise and low distortion programmable filters and variable gain amplifiers (VGAs). Each channel is capable of rejecting large out-of-band interferers while reliably boosting the wanted signal, thus reducing the bandwidth and resolution requirements on the analog-to-digital converters (ADCs). The excellent matching between channels and their high spurious-free dynamic range over all gain and bandwidth settings make the ADRF6510 ideal for quadrature-based (IQ) communication systems with dense constellations, multiple carriers, and nearby interferers.

The filters provide a six-pole Butterworth response with 0.5 dB corner frequencies programmable through the SPI port from 1 MHz to 30 MHz in 1 MHz steps. The preamplifier that precedes the filters offers a pin-programmable option of either 6 dB or 12 dB of gain. The preamplifier sets a differential input impedance of 400 Ω and has a common-mode voltage that defaults to 2.1 V but can be driven from 1.5 V to 2.5 V.



The variable gain amplifiers that follow the filters provide 50 dB of continuous gain control with a slope of 30 mV/dB. The output buffers provide a differential output impedance of 20 Ω that is capable of driving 1.5 V p-p into 1 k Ω loads. The output common-mode voltage defaults to VPS/2, but it can be programmed via the VOVM pin. The built-in dc offset correction loop can be disabled if dc-coupled operation is desired. The high-pass corner frequency is defined by external capacitors on the OFS1 and OFS2 pins.

The ADRF6510 operates from a 4.75 V to 5.25 V supply and consumes a maximum supply current of 258 mA when programmed to the highest bandwidth setting. When disabled, it consumes 2 mA. The ADRF6510 is fabricated in an advanced silicon-germanium BiCMOS process and is available in a 32-lead, exposed paddle LFCSP. Performance is specified over the -40°C to +85°C temperature range.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1	Programming the Filters	16
Applications.....	1	Noise Characteristics	16
Functional Block Diagram	1	Distortion Characteristics	17
General Description	1	Maximizing the Dynamic Range.....	17
Revision History	2	Key Parameters for Quadrature-Based Receivers	18
Specifications.....	3	Applications Information	19
Timing Diagrams.....	5	Basic Connections.....	19
Absolute Maximum Ratings.....	6	Error Vector Magnitude (EVM) Performance.....	19
ESD Caution.....	6	Low IF Image Rejection.....	20
Pin Configuration and Function Descriptions.....	7	Example Baseband Interface.....	21
Typical Performance Characteristics	8	Evaluation Board	23
Theory of Operation	14	Evaluation Board Control Software.....	23
Input Buffers	14	Schematics and Artwork	23
Programmable Filters.....	14	Evaluation Board Configuration Options.....	25
Variable Gain Amplifiers (VGAs).....	15	Outline Dimensions	27
Output Buffers/ADC Drivers	15	Ordering Guide	27
DC Offset Compensation Loop.....	15		

REVISION HISTORY

4/10—Revision 0: Initial Version

SPECIFICATIONS

VPS = 5 V, T_A = 25°C, Z_{SOURCE} = 400 Ω, Z_{LOAD} = 1 kΩ, V_{OUT} = 1.5 V p-p, bandwidth setting = 30 MHz, GNSW = 0 V, unless otherwise noted.


Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
FREQUENCY RESPONSE					
Low-Pass Corner Frequency, f _c	6-pole Butterworth filter, 0.5 dB bandwidth	1		30	MHz
Step Size			1		MHz
Corner Frequency Absolute Accuracy	Over operating temperature range		±15		% f _c
Corner Frequency Matching	Channel A and Channel B at same gain and bandwidth settings		±0.5		% f _c
Pass-Band Ripple			0.5		dB p-p
Gain Matching	Channel A and Channel B at same gain and bandwidth settings		±0.1		dB
Group Delay Variation	From midband to peak				
Corner Frequency = 1 MHz			135		ns
Corner Frequency = 30 MHz			11		ns
Group Delay Matching	Channel A and Channel B at same gain				
Corner Frequency = 1 MHz			5		ns
Corner Frequency = 30 MHz			0.2		ns
Stop-Band Rejection					
Relative to Pass Band	2 × f _c		30		dB
	5 × f _c		75		dB
INPUT STAGE					
Maximum Input Swing	INP1, INM1, INP2, INM2		1		V p-p
Differential Input Impedance	At minimum gain, V _{GAIN} = 0 V		400		Ω
Input Common-Mode Range	1 V p-p input voltage	1.5		VPS/2	V
	Input pins left floating		VPS/2		V
GAIN CONTROL					
Voltage Gain Range	GAIN, GNSW				
	GNSW = 0 V, V _{GAIN} from 0 V to 2 V	-5		+45	dB
	GNSW = 5 V	1		51	dB
Gain Slope			30		mV/dB
Gain Error	V _{GAIN} from 500 mV to 1.7 V		0.2		dB
Gain Step	GNSW = 0 V to 5 V		6		dB
OUTPUT STAGE					
Maximum Output Swing	OPP1, OPM1, OPP2, OPM2, VOCM		2		V p-p
	At maximum gain, R _{LOAD} = 1 kΩ		1.5		V p-p
	HD2 > 60 dBc, HD3 > 60 dBc		20		Ω
Differential Output Impedance			35		mV
Output DC Offset	Inputs shorted, offset loop disabled				
Output Common-Mode Range	1.5 V p-p output voltage	1.5		3.0	V
	VOCM left floating		VPS/2		V
NOISE/DISTORTION					
1 MHz Corner Frequency					
Output Noise Density	Gain = 0 dB at f _c /2		-129		dBV/√Hz
	Gain = 20 dB at f _c /2		-127		dBV/√Hz
	Gain = 40 dB at f _c /2		-111		dBV/√Hz
Second Harmonic, HD2	250 kHz fundamental, 1.5 V p-p output voltage				
	Gain = 0 dB		46.2		dBc
	Gain = 40 dB		43.2		dBc
Third Harmonic, HD3	250 kHz fundamental, 1.5 V p-p output voltage				
	Gain = 0 dB		52.2		dBc
	Gain = 40 dB		51.2		dBc

ADRF6510

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
IMD3	f1 = 500 kHz, f2 = 550 kHz, 1.5 V p-p composite output voltage Gain = 5 dB Gain = 35 dB		61 57		dBc dBc
IMD3 with Input CW Blocker	f1 = 500 kHz, f2 = 550 kHz, 1.5 V p-p composite output, gain = 5 dB; blocker at 5 MHz, 10 dBc relative to two-tone composite output voltage		40		dBc
30 MHz Corner Frequency	Midband, gain = 0 dB		-130		dBV/ $\sqrt{\text{Hz}}$
Output Noise Density	Midband, gain = 20 dB		-130		dBV/ $\sqrt{\text{Hz}}$
	Midband, gain = 40 dB		-123		dBV/ $\sqrt{\text{Hz}}$
Second Harmonic, HD2	8 MHz fundamental, 1.5 V p-p output voltage Gain = 0 dB Gain = 40 dB		63 84		dBc dBc
Third Harmonic, HD3	8 MHz fundamental, 1.5 V p-p output voltage Gain = 0 dB Gain = 40 dB		54 87		dBc dBc
IMD3	f1 = 15 MHz, f2 = 16 MHz, 1.5 V p-p composite output voltage Gain = 5 dB Gain = 35 dB		59 77.5		dBc dBc
IMD3 with Input CW Blocker	f1 = 15 MHz, f2 = 16 MHz, 1.5 V p-p composite output, gain = 5 dB; blocker at 150 MHz, 10 dBc relative to two-tone composite output voltage		55		dBc
DIGITAL LOGIC	LE, CLK, DATA, SDO, OFDS, GNSW				
Input High Voltage, V_{INH}			>2		V
Input Low Voltage, V_{INL}			<0.8		V
Input Current, $I_{\text{INH}}/I_{\text{INL}}$			<1		μA
Input Capacitance, C_{IN}			2		pF
SPI TIMING	LE, CLK, DATA, SDO				
f_{SCLK}	$1/t_{\text{SCLK}}$		20		MHz
t_{DH}	DATA hold time		5		ns
t_{DS}	DATA setup time		5		ns
t_{LH}	LE hold time		5		ns
t_{LS}	LE setup time		5		ns
t_{PW}	CLK high pulse width		5		ns
t_{D}	CLK to SDO delay		5		ns
POWER AND ENABLE	VPS, VPSD, COM, COMD, ENBL				
Supply Voltage Range		4.75	5.0	5.25	V
Total Supply Current	ENBL = 5 V Maximum bandwidth setting Minimum bandwidth setting		258 131		mA mA
Disable Current	ENBL = 0 V		2		mA
Disable Threshold			2.5		V
Enable Response Time	Delay following ENBL low-to-high transition		20		μs
Disable Response Time	Delay following ENBL high-to-low transition		300		ns

TIMING DIAGRAMS




NOTES

1. THE FIRST DATA BIT DETERMINES WHETHER THE PART IS WRITING TO OR READING FROM THE INTERNAL CORNER FREQUENCY WORD REGISTER. FOR A WRITE OPERATION, THE FIRST BIT SHOULD BE A LOGIC 1. THE CORNER FREQUENCY WORD BIT IS THEN REGISTERED INTO THE DATA PIN ON CONSECUTIVE RISING EDGES OF THE CLOCK.

Figure 2. Write Mode Timing Diagram

09002-003



NOTES

1. THE FIRST DATA BIT DETERMINES WHETHER THE PART IS WRITING TO OR READING FROM THE INTERNAL CORNER FREQUENCY WORD REGISTER. FOR A READ OPERATION, THE FIRST BIT SHOULD BE A LOGIC 0. THE CORNER FREQUENCY WORD BIT IS THEN UPDATED AT THE SDO PIN ON CONSECUTIVE FALLING EDGES OF THE CLOCK.

Figure 3. Read Mode Timing Diagram

09002-004

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltages, VPS, VPSD	5.25 V
ENBL, GNSW, OFDS, LE, CLK, DATA, SDO	VPS + 0.6 V
INP1, INM1, INP2, INM2	VPS + 0.6 V, GND – 0.6 V
OPP1, OPM1, OPP2, OPM2	VPS + 0.6 V
OFS1, OFS2	VPS + 0.6 V
GAIN	VPS + 0.6 V
Internal Power Dissipation	1.4 W
θ_{JA} (Exposed Pad Soldered to Board)	37.4°C/W
Maximum Junction Temperature	150°C
Operating Temperature Range	–40°C to +85°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature (Soldering 60 sec)	300°C


Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES
 1. CONNECT THE EXPOSED PADDLE TO A LOW IMPEDANCE GROUND PAD.

09M02-002

Figure 4. Pin Configuration

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	VPSD	Digital Positive Supply Voltage: 4.75 V to 5.25 V.
2	COMD	Digital Common. Connect to external circuit common using the lowest possible impedance.
3	LE	Latch Enable. SPI programming pin. CMOS levels: $V_{LOW} < 0.8 V$, $V_{HIGH} > 2 V$.
4	CLK	SPI Port Clock. CMOS levels: $V_{LOW} < 0.8 V$, $V_{HIGH} > 2 V$.
5	DATA	SPI Data Input. CMOS levels: $V_{LOW} < 0.8 V$, $V_{HIGH} > 2 V$.
6	SDO	SPI Data Output. CMOS levels: $V_{LOW} < 0.8 V$, $V_{HIGH} > 2 V$.
7, 9, 13, 19, 22, 28	COM	Analog Common. Connect to external circuit common via a 1 k Ω resistor.
8, 12, 16, 25, 29	VPS	Analog Positive Supply Voltage: 4.75 V to 5.25 V.
10, 11, 30, 31	INP2, INM2, INM1, INP1	Differential Inputs. 400 Ω input impedance. Common-mode range is 1.5 V to 2.5 V; default is 2.1 V.
14	OFDS	Offset Correction Loop Disable. Pull high to disable the offset correction loop.
15, 26	OFS2, OFS1	Offset Correction Loop Compensation Capacitors. Connect capacitors to circuit common.
17, 18, 23, 24	OPP2, OPM2, OPM1, OPP1	Differential Outputs. 20 Ω output impedance. Common-mode range is 1.5 V to 3 V; default is $VPS/2$.
20	VOCM	Output Common-Mode Setpoint. Defaults to $VPS/2$ if left open.
21	GAIN	Analog Gain Control. 0 V to 2 V, 30 mV/dB gain scaling.
27	GNSW	Front-End Gain Switch, 6 dB or 12 dB. Pull low for 6 dB; pull high for 12 dB.
32	ENBL	Chip Enable. Pull high to enable.
	EP	Exposed Paddle. Connect the exposed paddle to a low impedance ground pad.

TYPICAL PERFORMANCE CHARACTERISTICS

VPS = 5 V, T_A = 25°C, Z_{SOURCE} = 400 Ω, Z_{LOAD} = 1 kΩ, V_{OUT} = 1.5 V p-p, GNSW = 0 V, unless otherwise noted.




Figure 5. In-Band Gain vs. V_{GAIN} over Supply and Temperature (Bandwidth Setting = 30 MHz)




Figure 8. Gain Conformance vs. V_{GAIN} over Supply and Temperature (Bandwidth Setting = 30 MHz)




Figure 6. Gain vs. Frequency by V_{GAIN} (Bandwidth Setting = 30 MHz)




Figure 9. 6 dB Gain Step and Gain Error vs. Frequency (Bandwidth Setting = 30 MHz, V_{GAIN} = 0 V)




Figure 7. Gain Matching vs. V_{GAIN} (Bandwidth Setting = 30 MHz)




Figure 10. Output P1dB vs. GAIN at 15 MHz (Bandwidth Setting = 30 MHz)




Figure 11. Frequency Response vs. Bandwidth Setting (Gain = 30 dB), Log Scale

09002-011




Figure 14. Group Delay vs. Frequency (Gain = 20 dB)

09002-014




Figure 12. Frequency Response vs. Bandwidth Setting (Gain = 30 dB), Linear Scale

09002-012




Figure 15. Group Delay Mismatch vs. Frequency (Bandwidth Setting = 30 MHz)

09002-015




Figure 13. Frequency Response over Temperature (Gain = 26 dB, Bandwidth Setting = 30 MHz)

09002-013




Figure 16. IQ Group Delay Mismatch vs. Frequency (Bandwidth Setting = 1 MHz)

09002-016

ADRF6510




Figure 17. IQ Amplitude Mismatch vs. Frequency

09002-017




Figure 20. HD3 vs. Gain over Supply and Temperature (Bandwidth Setting = 30 MHz)

09002-020




Figure 18. HD2 vs. Gain over Supply and Temperature (Bandwidth Setting = 30 MHz)

09002-018




Figure 21. HD3 vs. Gain over Output Common-Mode Voltage (Bandwidth Setting = 30 MHz)

09002-021




Figure 19. HD2 vs. Gain over Output Common-Mode Voltage (Bandwidth Setting = 30 MHz)

09002-019




Figure 22. In-Band OIP3 vs. Gain (Bandwidth Setting = 30 MHz)

09002-022




Figure 23. In-Band OIP3 vs. Gain over Temperature (Preamp Gain = 6 dB, Bandwidth Setting = 30 MHz)

098002-023




Figure 26. Out-of-Band IIP2: IMD2 Tone at Midband (Bandwidth Setting = 30 MHz)

098002-060




Figure 24. In-Band Third-Order Intermodulation Distortion (Preamp Gain = 6 dB, Bandwidth Setting = 30 MHz)

098002-024




Figure 27. Out-of-Band IIP3: IMD3 Tone at Midband (Bandwidth Setting = 30 MHz)

098002-027




Figure 25. In-Band Third-Order Intermodulation Distortion (Preamp Gain = 12 dB, Bandwidth Setting = 30 MHz)

098002-025




Figure 28. Noise Figure vs. Gain over Bandwidth Setting, Preamp Gain = 6 dB (Noise Figure at 1/2 Bandwidth)

098002-028

ADRF6510




Figure 29. Noise Figure vs. Gain over Bandwidth Setting, Preamp Gain = 12 dB (Noise Figure at 1/2 Bandwidth)

09002-029




Figure 32. Output Noise Density vs. Frequency (Bandwidth Setting = 1 MHz)

09002-032




Figure 30. Output Noise Density vs. Gain by Bandwidth Setting, Preamp Gain = 6 dB (Noise at 1/2 Bandwidth)

09002-030




Figure 33. Output Noise Density vs. Frequency (Bandwidth Setting = 20 MHz)

09002-033




Figure 31. Output Noise Density vs. Gain by Bandwidth Setting, Preamp Gain = 12 dB (Noise at 1/2 Bandwidth)

09002-031




Figure 34. Output Noise Density vs. Blocker Level (Bandwidth Setting = 30 MHz, Blocker at 150 MHz)

09002-034




Figure 35. Input Impedance vs. Frequency (Bandwidth Setting = 30 MHz)




Figure 38. Current Consumption vs. Bandwidth Setting (Gain = 20 dB)




Figure 36. Output Impedance vs. Frequency (Bandwidth Setting = 30 MHz)




Figure 39. Current Consumption vs. Temperature over Supply (Bandwidth Setting = 30 MHz)




Figure 37. Channel Isolation, Output to Output, vs. Frequency (Bandwidth Setting = 30 MHz)




Figure 40. Common-Mode Rejection Ratio vs. Frequency (Bandwidth Setting = 30 MHz)

THEORY OF OPERATION

The ADRF6510 consists of a matched pair of buffered, programmable filters followed by variable gain amplifiers and output ADC drivers. The block diagram of a single channel is shown in Figure 41. The programmability of the bandwidth and of the pre- and post-filtering gain offers great flexibility when coping with signals of varying levels in the presence of noise and large, undesired signals nearby. The entire differential signal chain is dc-coupled with flexible interfaces at the input and output. The bandwidth and gain setting controls for the two channels are shared, ensuring close matching of their magnitude and phase responses. The ADRF6510 can be fully disabled through the ENBL pin.




Figure 41. Signal Path Block Diagram for a Single Channel of the ADRF6510

Filtering and amplification are fundamental operations in any signal processing system. Filtering is necessary to select the intended signal while rejecting out-of-band noise and interferers. Amplification increases the level of the desired signal to overcome noise added by the system. When used together, filtering and amplification can extract a low level signal of interest in the presence of noise and out-of-band interferers. Such analog signal processing alleviates the requirements on the analog, mixed signal, and digital components that follow.

INPUT BUFFERS

The input buffers provide a convenient interface to the sensitive filter sections that follow. They set a differential input impedance of 400 Ω and sit at a nominal common-mode voltage of VPS/2. The inputs can be dc-coupled or ac-coupled. If using direct dc-coupling, the common-mode voltage, V_{CM}, can range from 1.5 V to 3 V. A current flows into or out of the input pins to accommodate the difference in common-mode voltages. The current into each pin is given by

$$(V_{CM} - (VPS/2))/200 \Omega$$

The input buffers in both channels can be configured simultaneously to a gain of 6 dB or 12 dB through the GNSW pin. When configured for a 6 dB gain, the buffers support up to a 1 V p-p differential input level with >50 dBc harmonic distortion. For a 12 dB gain setting, the buffers support 0.5 V p-p inputs.

PROGRAMMABLE FILTERS

The integrated programmable filter is the key signal processing function in the ADRF6510. The filters follow a six-pole Butterworth prototype response that provides a compromise between

band rejection, ripple, and group delay. The 0.5 dB bandwidth is programmed from 1 MHz to 30 MHz in 1 MHz steps via the serial programming interface (SPI) as described in the Programming the Filters section.

The filters are designed so that the Butterworth prototype filter shape and group delay responses vs. frequency are retained for any bandwidth setting. Figure 42 and Figure 43 illustrate the ideal six-pole Butterworth gain and group delay responses, respectively. The group delay, τ_g, is defined as

$$\tau_g = -\partial\phi/\partial\omega$$

where:

φ is the phase in radians.

ω = 2πf is the frequency in radians/second.

Note that for a frequency scaled filter prototype, the absolute magnitude of the group delay scales inversely with the bandwidth; however, the shape is retained. For example, the peak group delay for a 28 MHz bandwidth setting is 14× less than for a 2 MHz setting.




Figure 42. Sixth-Order Butterworth Magnitude Response for 0.5 dB Bandwidths; Programmed from 2 MHz to 29 MHz in 1 MHz Steps




Figure 43. Sixth-Order Butterworth Group Delay Response for 0.5 dB Bandwidths; Programmed to 2 MHz and 28 MHz

The corner frequency of the filters is defined by RC products, which can vary by ±30% in a typical process. Therefore, all the parts are factory calibrated for corner frequency, resulting in a residual ±10% corner frequency variation over the -40°C to +85°C temperature range. Although absolute accuracy requires calibration, the matching of RC products between the pair of channels is better than 1% by observing careful design and layout practices. Calibration and excellent matching ensure that the magnitude and group delay responses of both channels track together, a critical requirement for digital IQ-based communication systems.

VARIABLE GAIN AMPLIFIERS (VGAs)

The VGAs are implemented using the Analog Devices, Inc., patented X-AMP® architecture, consisting of a tapped 50 dB attenuator followed by a fixed-gain amplifier. The X-AMP architecture generates a linear-in-dB monotonic gain response with low ripple. The gain is controlled through the high impedance GAIN pin with an accurate slope of 30 mV/dB. The gain response shown in Figure 44 shows the GAIN pin voltage range and the absence of gain foldback at high V_{GAIN}.




Figure 44. Linear-in-dB Gain Control Response of the X-Amp VGA Showing Consistent Slope and Low Error

OUTPUT BUFFERS/ADC DRIVERS

The low impedance (20 Ω) output buffers of the ADRF6510 are designed to drive either ADC inputs or subsequent amplifier stages. They are capable of delivering up to 4 V p-p composite two-tone signals into 500 Ω differential loads with >60 dBc IM3. The output common-mode voltage defaults to V_{PS}/2, but it can be adjusted from 1.5 V to 3.0 V without loss of drive capability by presenting the VO_{CM} pin with the desired common-mode voltage. The high input impedance of VO_{CM} allows the ADC reference output to be connected directly. Even though the signal path is fully dc-coupled and the dc offset compensation loop can remove undesired dc offsets (see the DC Offset Compensation Loop section), the output buffers can be ac-coupled to the next stage by properly selecting the coupling capacitors according to the load impedance.

DC OFFSET COMPENSATION LOOP

In many signal processing applications, no information is carried in the dc level. In fact, dc voltages and other low frequency disturbances can often dominate the intended signal and consume precious dynamic range in the analog path and bits in the data converters. These dc voltages can be present with the desired input signal or can be generated inside the signal path by inherent dc offsets or other unintended signal-dependent processes such as self-mixing or rectification.

Because the ADRF6510 is fully dc-coupled, it may be necessary to remove these offsets to realize the maximum signal-to-noise ratio (SNR). This can be achieved with ac-coupling capacitors at the input and output pins, but that would require large values because the impedances are fairly low, and high-pass corners may need to be <10 Hz in some cases. To address the issue of dc offsets, the ADRF6510 provides an offset correction loop that nulls the output differential dc level as shown in Figure 45. If the correction loop is not required, it can be disabled through the OFDS pin.




Figure 45. Offset Compensation Loop Operates Around the VGA and Output Buffer

The offset control loop creates a high-pass corner, f_{HP}, that is superimposed on the normal Butterworth filter response. Typically, f_{HP} is many orders of magnitude lower than the lower programmed filter bandwidth so that there is no interaction between them. Setting f_{HP} is accomplished with capacitors, C_{OFS}, from the OFS1 and OFS2 pins to ground. Because the correction loop works around the VGA section, f_{HP} is also dependent on the gain of the VGA. In general, the expression for f_{HP} is given by

$$f_{HP} \text{ (Hz)} = 1.2 \times (\text{Gain}/C_{OFS})$$

where:

Gain is expressed in linear terms, not in decibels (dB).

C_{OFS} is expressed in microfarads (μF).

Note that f_{HP} increases in proportion to the gain. For this reason, C_{OFS} should be chosen at the highest operating gain to guarantee that f_{HP} is always below the maximum limit required by the system.

ADRF6510

PROGRAMMING THE FILTERS

The 0.5 dB corner frequencies for both filters are programmed simultaneously through the SPI port. A 5-bit register stores the codes for corner frequencies of 1 MHz through 30 MHz (see Table 4). The SPI protocol not only allows frequency codes to be written to the DATA pin but also allows the stored code to be read back from the SDO pin.

The latch enable (LE) pin must first go to a Logic 0 for a read or write cycle to begin. On the next rising edge of the clock (CLK), a Logic 1 on the DATA pin initiates a write cycle, whereas a Logic 0 on the DATA pin initiates a read cycle. In a write cycle, the next five CLK rising edges latch the frequency code, LSB first. When LE goes high, the write cycle is completed and the frequency code is presented to the filter. In a read cycle, the next five CLK falling edges present the stored frequency code, LSB first. When LE goes high, the read cycle is completed. Detailed timing diagrams are shown in Figure 2 and Figure 3.

Table 4. Frequency Code vs. Corner Frequency Lookup Table

5-Bit Binary Frequency Code ¹	Corner Frequency (MHz)
00000	1
00001	2
00010	3
00011	4
00100	5
00101	6
00110	7
00111	8
01000	9
01001	10
01010	11
01011	12
01100	13
01101	14
01110	15
01111	16
10000	17
10001	18
10010	19
10011	20
10100	21
10101	22
10110	23
10111	24
11000	25
11001	26
11010	27
11011	28
11100	29
11101	30
11110	30
11111	30

¹ MSB first.

NOISE CHARACTERISTICS

The output noise behavior of the ADRF6510 depends on the gain and bandwidth settings. Both the filter sections and the VGAs contribute to the total noise at the output. The filter contributes a noise spectral density profile that is flat at low frequencies, peaks near the corner frequency, and then rolls off as the filter poles roll off the gain. The magnitude of the noise spectral density, expressed in nV/\sqrt{Hz} , varies inversely with the square root of the bandwidth setting, resulting in a total integrated noise in nV that is nearly constant with bandwidth setting.

The X-AMP type VGAs used in the ADRF6510 contribute a fixed noise spectral density to the output, independent of the gain setting, of $-130 \text{ dBV}/\sqrt{Hz}$, which is equivalent to $316 \text{ nV}/\sqrt{Hz}$. Although the VGA noise contribution to the output is fixed, the gain of the VGA controls the relative contribution of the filter noise.

Figure 46 and Figure 47 show the total output noise spectral density vs. frequency for different bandwidth settings. At low values of VGA gain, the noise at the output is the flat spectral density contributed by the VGA because the filter noise is suppressed by the VGA attenuation. As the gain increases, more of the filter noise appears at the output. Because the filter noise increases at lower bandwidth settings, it overwhelms the VGA noise floor. In either case, the noise density asymptotically approaches the $-130 \text{ dBV}/\sqrt{Hz}$ limit set by the VGA at the highest frequencies. For other values of VGA gain and bandwidth setting, the detailed shape of the noise spectral density changes.




Figure 46. Total Output Noise with a 20 MHz Corner Frequency for Three Different Gain Settings




Figure 47. Total Output Noise with a 1 MHz Corner Frequency for Three Different Gain Settings

Note that the noise spectral density outside the filter bandwidth is limited by the fixed VGA output noise. It may be necessary to use an external, fixed-frequency, passive filter prior to an analog-to-digital conversion to prevent noise aliasing from degrading the signal-to-noise ratio. The higher the sampling rate relative to the maximum ADRF6510 corner frequency setting to be used, the lower the order of the external filter.

DISTORTION CHARACTERISTICS

The distortion performance of the ADRF6510 is similar to its noise performance. The filters and the VGAs contribute to the overall distortion and signal handling capabilities. Furthermore, the front end must also cope with out-of-band signals that can be larger than the in-band signals. These out-of-band signals are filtered before reaching the VGA. It is important to understand the signals presented to the ADRF6510 and to match these signals with the input and output characteristics of the part.

When the gain is low, the distortion is typically limited by the input section because the output is not driven to its maximum capacity. When the gain is high, the distortion is likely limited by the output section because the input is not driven to its maximum capacity. An exception to this is when the input is driven with a small desired signal in combination with a large out-of-band signal. In this case, the out-of-band signal may drive the input to distort. As long as the input is not overdriven, the out-of-band signal is removed by the filter. A high VGA gain is still needed to raise the small desired signal to a higher level at the output. The overall distortion introduced by the part depends on the input drive level, including the out-of-band signals, and the desired output signal level.

As noted in the Input Buffers section, the input section can handle a total signal level of 1 V p-p for a 6 dB preamplifier and 500 mV p-p for a 12 dB preamplifier with >50 dBc harmonic distortion. This includes both in-band and out-of-band signals.

To distinguish and quantify the distortion performance of the input section, two different IP3 specifications are presented. The first is called in-band IP3 and refers to a two-tone test where the signals are inside the filter bandwidth. This is exactly the same figure of merit familiar to communications engineers in which the third-order intermodulation level, IM3, is measured.

To quantify the effect of out-of-band signals, a new out-of-band (OOB) IIP3 figure of merit is introduced. This test also involves a two-tone stimulus; however, the two tones are placed out-of-band so that the lower IM3 product lands in the middle of the filter pass band. At the output, only the IM3 product is visible because the original two tones are filtered out. To calculate the OOB IP3 at the input, the IM3 level is referred to the input by the overall gain. The OOB IIP3 allows the user to predict the impact of out-of-band blockers or interferers at an arbitrary signal level on the in-band performance. The ratio of the desired input signal level to the input-referred IM3 at a given blocker level represents a signal-to-distortion limit imposed by the out-of-band signals.

MAXIMIZING THE DYNAMIC RANGE

The role of the ADRF6510 is to increase the level of a variable in-band signal while minimizing out-of-band signals. Ideally, this is achieved without degrading the SNR of the incoming signal or introducing distortion to the incoming signal.

The first goal is to maximize the output signal swing, which can be defined by the ADC input range or the input signal capacity of the next analog stage. For the complex waveforms often encountered in communication systems, the peak-to-average ratio, or crest factor, must be considered when choosing the peak-to-peak output. From the chosen output signal and the maximum gain of the ADRF6510, the minimum input level can be defined. Lower signal levels do not yield the maximum output and suffer a greater degradation in SNR.

As the input signal level increases, the VGA gain is reduced from its maximum gain point to maintain the desired fixed output level. The output noise, initially dominated by the filter, follows the gain reduction, yielding a progressively better SNR. At some point, the VGA gain drops sufficiently that the constant VGA noise becomes dominant, resulting in a constant SNR from that point. From the perspective of SNR alone, the maximum input level is reached when the VGA reaches its minimum gain.

Distortion must also be considered when maximizing the dynamic range. At low and moderate signal levels, the output distortion is constant and assumed to be adequate for the selected output level. At some point, the input signal becomes large enough that distortion at the input limits the system. The maximum tolerable input signal depends on whether the input distortion becomes unacceptably large or the minimum gain is reached.

ADRF6510

The most challenging scenario in terms of dynamic range is the presence of a large out-of-band blocker accompanying a weaker in-band wanted signal. In this case, the maximum input level is dictated by the blocker and its inclination to cause distortion. After filtering, the weak wanted signal must be amplified to the desired output level, possibly requiring maximum gain. Both the distortion limits associated with the blocker at the input and the SNR limits created by the weaker signal and higher gains are present simultaneously. Furthermore, not only does the blocker scenario degrade the dynamic range, it also reduces the range of input signals that can be handled because a larger part of the gain range is used to simply extract the weak desired signal from the stronger blocker.

KEY PARAMETERS FOR QUADRATURE-BASED RECEIVERS

The majority of digital communication receivers makes use of quadrature signaling, in which bits of information are encoded onto pairs of baseband signals that then modulate in-phase (I)

and quadrature (Q) sinusoidal carriers. Both the baseband and modulated signals appear quite complex in the time domain with dramatic peaks and valleys. In a typical receiver, the goal is to recover the pair of quadrature baseband signals in the presence of noise and interfering signals after quadrature demodulation. In the process of filtering out-of-band noise and unwanted interferers and restoring the levels of the wanted I and Q baseband signals, it is critical to retain their gain and phase integrity over the bandwidth.

The ADRF6510 delivers flat in-band gain and group delay, consistent with a six-pole Butterworth prototype filter as described in the Programmable Filters section. Furthermore, careful design ensures excellent matching of these parameters between the I and Q channels. Although absolute gain flatness and group delay can be corrected with digital equalization, mismatch introduces quadrature errors and intersymbol interference that degrade bit error rates in digital communication systems.

APPLICATIONS INFORMATION

BASIC CONNECTIONS

Figure 48 shows the basic connections for operating the ADRF6510. A voltage from 4.75 V to 5.25 V should be applied to the supply pins. Each supply pin should be decoupled with at least one low inductance, surface-mount ceramic capacitor of 0.1 μF placed as close as possible to the device.

The input buffers provide an interface to the sensitive filter sections that follow. They set a differential input impedance of 400 Ω and sit at a nominal common-mode voltage of $V_{PS}/2$. The inputs can be dc-coupled or ac-coupled. If using direct dc-coupling, the common-mode voltage, V_{CM} , can range from 1.5 V to 3 V.

The output buffers of the ADRF6510 are low impedance ($\sim 20 \Omega$) designed to drive either ADC inputs or subsequent amplifier stages. The output common-mode voltage defaults to $V_{PS}/2$ but can be adjusted from 1.5 V to 3.0 V without loss of drive capability by presenting the V_{OCM} pin with the desired common-mode voltage. The high input impedance of V_{OCM} allows the ADC reference output to be connected directly.

To enable the ADRF6510, the ENBL pin must be pulled high. Taking ENBL low disables the device, reducing current consumption to approximately 2 mA at ambient temperature.

ERROR VECTOR MAGNITUDE (EVM) PERFORMANCE

Error vector magnitude (EVM) is a measure used to quantify the performance of a digital radio transmitter or receiver. A signal received by a receiver has all constellation points at their ideal locations; however, various imperfections in the implementation (such as magnitude imbalance, noise floor, and phase imbalance) cause the actual constellation points to deviate from their ideal locations.

In general, a receiver exhibits three distinct EVM limitations vs. received input signal power.

- At strong signal levels, the distortion components falling in-band due to nonlinearities in the device components cause strong degradation to EVM as signal levels increase.
- At medium signal levels, where the signal chain behaves in a linear manner and the signal is well above any notable noise contributions, EVM has a tendency to reach an optimum level determined dominantly by the quadrature accuracy and the precision of the test equipment. As signal levels decrease such that noise is a major contribution, the EVM performance vs. the signal level exhibits a decibel-for-decibel degradation with decreasing signal level.
- At lower signal levels, where noise proves to be the dominant limitation, the decibel EVM proves to be directly proportional to the SNR.




Figure 48. Basic Connections

09002-660

ADRF6510

An overall RF-to-baseband EVM performance was obtained with the ADL5387 IQ demodulator preceding the ADRF6510. An 840 MHz RF signal with a modulation setting of 64 QAM and a 7 MHz symbol rate was used. The local oscillator (LO) is set at 1680 MHz to obtain 840 MHz at the quadrature core after the divide-by-2 stage. The analog gain of the ADRF6510 was adjusted to maintain 1.5 V p-p into a 1 kΩ load impedance. Figure 49 shows EVM vs. input power and the corresponding analog gain voltage.




Figure 49. EVM vs. RF Input Power Level

LOW IF IMAGE REJECTION

The image rejection ratio is the ratio of the intermediate frequency (IF) signal level produced by the desired input frequency to that produced by the image frequency. The image rejection ratio is expressed in decibels (dB). Appropriate image rejection is critical because the image power can be much higher than that of the desired signal, thereby plaguing the downconversion process.

Figure 51 illustrates the image problem. If the upper sideband is the desired band, a 90° shift to the Q channel cancels the image at the lower sideband. In the same way, if the lower sideband is the desired band, a 90° shift to the I channel cancels the image at the upper sideband. Phase and gain balance between the I and Q channels are critical for high levels of image rejection.




Figure 51. Illustration of the Image Problem

Figure 50 shows the image rejection of the ADL5387 and the ADRF6510 for various baseband frequencies. The modulation is 64 QAM with a 7 MHz symbol rate. Note the following:

- To the right of the 5 MHz center frequency, the filter is programmed to be 5 MHz greater than the centered baseband frequency. This ensures that the signal edge is well within the pass band of the filter. In such cases, where the filter bandwidth is set to be greater than the signal bandwidth, the image rejection of the ADL5387 tends to be the limiting factor, and the ADRF6510 has minimal effects.
- To the left of 5 MHz—specifically at a center frequency of 3.5 MHz—the filter corner is lowered to the baseband signal edge, degrading the image rejection. When the centered baseband frequency is 3.5 MHz and the filter is set at 7 MHz (instead of a safer 8 MHz), the filter corner conflicts with the edge of the modulated signal. Channel mismatch in group delay characteristics and variation in absolute group delay (from the normal flat response) tend to degrade image rejection.




Figure 50. Image Rejection of the ADL5387 and ADRF6510




Figure 52. ADL5387 and ADRF6510 Interfacing Example—Block Diagram

EXAMPLE BASEBAND INTERFACE

The noise spectral density of the ADRF6510 outside the filter bandwidth is limited by the fixed VGA output noise. It may be necessary to use an external, fixed-frequency, passive filter prior to an analog-to-digital conversion to prevent noise aliasing from degrading the signal-to-noise ratio. As shown in Figure 46 and Figure 47, the noise density at higher frequencies tends to be flat, and any higher IF noise aliasing into the Nyquist zone has minimal effects. Using the AD9639, a 12-bit ADC with a 210 MSPS sampling rate, the effects of an antialiasing filter present between the ADRF6510 and the ADC showed a minimal 1.5 dB improvement.

When designing an antialiasing filter, it is necessary to consider the overall source and load impedance presented by the ADRF6510 and the ADC input to design the filter network. The differential baseband output impedance of the ADRF6510 is 20 Ω and is designed to drive a high impedance ADC input. It may be desirable to terminate the ADC input to a lower impedance by using a terminating resistor, such as 500 Ω. The terminating resistor helps to better define the input impedance at the ADC input at the cost of a slightly reduced gain.

The order and type of filter network depend on the desired high frequency rejection required, the pass-band ripple, and the group delay. Filter design tables provide outlines for various filter types and orders, illustrating the normalized inductor and capacitor values for a 1 Hz cutoff frequency and 1 Ω load. After scaling the normalized prototype element values by the actual desired cutoff frequency and load impedance, the series reactance elements are halved to realize the final balanced filter network component values.

As an example, a second-order Butterworth, low-pass filter design is shown in Figure 53 where the differential load impedance is 500 Ω and the source impedance is 50 Ω. The normalized series inductor value for the 10-to-1, load-to-source impedance ratio is 0.074 H, and the normalized shunt capacitor is 14.814 F. For a 10.9 MHz cutoff frequency, the single-ended equivalent circuit consists of a 0.54 µH series inductor followed by a 433 pF shunt capacitor.

The balanced configuration is realized as the 0.54 µH inductor is split in half to achieve the network that is shown in Figure 53.




Figure 53. Second-Order Butterworth, Low-Pass Filter Design Example

ADRF6510

A complete design example is shown in Figure 54. A third-order Chebyshev differential filter with a 31 MHz corner frequency interfaces the output of the ADRF6510 to that of an ADC input. The $20\ \Omega$ source impedance reflects the impedance of the output buffer stage. The $500\ \Omega$ load resistor defines the input impedance of the ADC. The filter adheres to a 0.1 dB in-band flatness and offers sufficient out-of-band rejection to act as an antialiasing filter.




Figure 54. Third-Order Chebyshev Differential Filter Design Example

Figure 55 and Figure 56 show the measured frequency response and group delay of the third-order Chebyshev differential filter.




Figure 55. Third-Order Baseband Filter Response




Figure 56. Third-Order Baseband Filter Group Delay Response

EVALUATION BOARD

The ADRF6510 evaluation board is available with software control to program the filter bandwidth. It is a 4-layer board with split ground plane for analog and digital sections. Special care is taken to place the power decoupling capacitors close to the device pins. The board is designed for easy single-ended (through a Mini-Circuits ADT8-1T+ 8:1 balun) or differential configuration for each channel.

EVALUATION BOARD CONTROL SOFTWARE

The ADRF6510 evaluation board is configured with a USB-friendly interface to program the filter bandwidth of the ADRF6510. The software GUI (see Figure 57) allows users to select a particular frequency to write to the device and also to read back data from the SDO pin that shows the currently programmed filter setting. The software setup files can be downloaded from the ADRF6510 product page at www.analog.com.




Figure 57. Evaluation Control Software

SCHEMATICS AND ARTWORK




Figure 58. Evaluation Board Schematic

ADRF6510




Figure 59. Schematic for the USB Section of the Evaluation Board

09002-028




Figure 60. Top Layer Silkscreen

09002-052




Figure 61. Component Side Layout

09002-053

EVALUATION BOARD CONFIGURATION OPTIONS

Table 5 lists the components of the main section of the ADRF6510 evaluation board.

Table 5.

Components	Function	Default Conditions
C1, C2, C4, C5, C11, C12, C15, C16, L1, L2, R2	Power supply and ground decoupling. Nominal supply decoupling consists of a 0.1 μF capacitor to ground.	C1, C2 = 10 μF (Size 0603) C4, C5, C11, C12, C15, C16 = 0.1 μF (Size 0603) L1, L2 = 33 μH (Size 0805) R2 = 1 kΩ (Size 0402)
T1, T2, C3, C6, C7 to C10, R15 to R18, R31, R32, R43 to R58	Input interface. Input SMAs INM1_SE_P and INP2_SE_P are used to drive the baluns in a single-ended fashion. The default configuration of the evaluation board is for single-ended operation. T1 and T2 are 8:1 impedance ratio baluns to transform a 50 Ω, single-ended input into a 400 Ω balanced differential signal. R31, R32, and R47 to R50 are populated for appropriate balun interface. R51 to R58 are provided for generic placement of matching components. C3 and C6 are balun decoupling capacitors. R15 to R18 and R43 to R46 can be populated with 0 Ω, and the balun interfacing resistors can be removed to bypass T1 and T2 for differential interfacing. C7 to C10 can be used for ac coupling with differential interfacing.	T1, T2 = ADT8-1T+ (Mini-Circuits) C3, C6 = 0.1 μF (Size 0402) C7 to C10 = 100 nF (Size 0402) R15 to R18, R43 to R46, R51, R52, R55, R56 = open (Size 0402) R31, R32, R47 to R50, R53, R54, R57, R58 = 0 Ω (Size 0402)
T3, T4, C19 to C24, R7 to R14, R19 to R24, R35 to R42	Output interface. Output SMAs OPP1_SE_P and OPM2_SE_P are used to drive the baluns in a single-ended fashion. The default configuration of the evaluation board is for single-ended operation. T3 and T4 are 8:1 impedance ratio baluns to transform a 50 Ω, single-ended output into a 400 Ω balanced differential load. R19, R20, R35, R36, R41, and R42 are populated for appropriate balun interface. R7 to R14 are provided for generic placement of matching components. R7 to R10 are set to 300 Ω to present a 1 kΩ load (with the balun used) at the DUT output. C19 to C22 are used for ac coupling when differential outputs are used. C23 and C24 are balun decoupling capacitors. R21 to R24 and R37 to R40 can be populated with 0 Ω, and the balun interfacing resistors can be removed to bypass T3 and T4 for differential interfacing.	T3, T4 = ADT8-1T+ (Mini-Circuits) C19 to C22 = 100 nF (Size 0402) C23, C24 = 0.1 μF (Size 0402) R7 to R10 = 300 Ω (Size 0402) R11 to R14 = open R19, R20, R35, R36, R41, R42 = 0 Ω (Size 0402) R21 to R24, R37 to R40 = open (Size 0402)
P2	Enable interface. The ADRF6510 is powered up by applying a logic high voltage to the ENBL pin (Jumper P2 is connected to VPS).	P2 = installed for enable
C27, C28, R1, R29, R30, R33, R34	Serial interface control. The digital interface sets the corner frequency of the device using the serial interface via the LE, CLK, DATA, and SDO pins.	R1 = 10 kΩ (Size 0402) C27, C28 = 330 pF (Size 0402) R29, R30 = 100 Ω (Size 0402) R33, R34 = 0 Ω (Size 0402)
P4, C13, C14, R3	DC offset correction loop compensation. The dc offset correction loop is enabled (low) with Jumper P4. When enabled, the capacitors are connected to circuit common. The high-pass corner frequency is expressed as follows: $f_{HP} \text{ (Hz)} = 1.2 \times ((\text{Linear Gain})/C_{OFS} \text{ (}\mu\text{F)})$.	P4 = installed C13, C14 = 1000 pF (Size 0402) R3 = 10 kΩ (Size 0402)
C18, R6	Output common-mode setpoint. The output common-mode voltage can be set externally when applied to the VOVM pin. If the VOVM pin is left open, the output common-mode voltage defaults to VPS/2.	C18 = 0.1 μF (Size 0402) R6 = 0 Ω (Size 0402)
C17, R5	Analog gain control. 0 V to 2 V, 30 mV/dB gain scaling.	C17 = 0.1 μF (Size 0402) R5 = 0 Ω (Size 0402)
P3, R4	Front-end 6 dB or 12 dB gain switch. Pull low for 6 dB; pull high for 12 dB.	P3 = installed R4 = 10 kΩ (Size 0402)

ADRF6510


USB Section Configuration Options

Table 6 lists the components of the USB section of the ADRF6510 evaluation board.

Table 6.

Components	Default Conditions
XC1, XC2, XC6	22 pF (Size 0603)
XC3 to XC5, XC7, XC8, XC12 to XC19	0.1 μ F (Size 0402)
XC9 to XC11	10 pF (Size 0402)
XD1	Green LED (Panasonic LNJ308G8TRA)
XJ1	USB SMT connector (Hirose Electric UX60A-MB-5ST 240-0003-4)
XR1, XR2	2 k Ω (Size 0603)
XR3	1 k Ω (Size 0603)
XR4, XR5	100 k Ω (Size 0603)
XR6	0 Ω (Size 0603)
XU1	USB microcontroller (Cypress CY7C68013A-56LFXC)
XU2	64 kb EEPROM (Microchip 24LC64-I/SN)
XU3	Low dropout regulator (Analog Devices ADP3303ARZ-3.3)
XY1	24 MHz crystal oscillator (AEL Crystals X24M000000S244)

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-VHHD-2

Figure 62. 32-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
 5 mm × 5 mm Body, Very Thin Quad
 (CP-32-2)
 Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADRF6510ACPZ-R7	-40°C to +85°C	32-Lead LFCSP_VQ, 7" Tape and Reel	CP-32-2
ADRF6510ACPZ-WP	-40°C to +85°C	32-Lead LFCSP_VQ, Waffle Pack	CP-32-2
ADRF6510-EVALZ		Evaluation Board	

¹ Z = RoHS Compliant Part.

ADRF6510

NOTES