14 Output, 3.3V SDRAM Buffer for Desktop PCs with 3 DIMMs

Features

- One input to 14 output Buffer/Driver
- Supports up to three SDRAM DIMMs
- Two additional outputs for feedback
- Serial interface for output control
- Low skew outputs
- Up to 133MHz operation
- Multiple V_{DD} and V_{SS} pins for noise reduction
- Dedicated OE pin for testing
- Low EMI outputs
- 28 Pin SOIC (300-mil) package
- 3.3V operation

Functional Description

The PCS2I2314ANZ is a 3.3V buffer designed to distribute high-speed clocks in desktop PC applications. The part has 14 outputs, 12 of which can be used to drive up to three SDRAM DIMMs, and the remaining can be used for external feedback to a PLL. The device operates at 3.3V and outputs can run up to 133MHz, thus making it compatible with Pentium®* II processors. The PCS2I2314ANZ can be used in conjunction with the clock synthesizer for a complete Pentium II motherboard solution. The PCS2I2314ANZ also includes a serial interface which can enable or disable each output clock. On power-up, all output clocks are enabled. A separate Output Enable pin facilitates testing on ATE.

*Pentium is a registered trademark of Intel Corporation.

Block Diagram



PulseCore Semiconductor Corporation
1715 S. Bascom Ave Suite 200, Campbell, CA 95008 • Tel: 408-879-9077 • Fax: 408-879-9018
www.pulsecoresemi.com

rev 0.5

Pin Configuration

28- Pin SOIC Package -- Top View



Pin Description

Pins	Name	Type	Description
1, 5, 24, 28	V_{DD}	P	3.3V Digital voltage supply
4, 8, 21, 25	V_{SS}	P	Ground
13	V_{DDIIC}	P	3.3V Serial Interface Voltage supply
16	V_{SSIIC}	P	Ground for serial interface
9	BUF_IN	I	Input clock .5V Tolerant
20	OE	I	Output Enable, three-states outputs when LOW. Internal pull-up to V_{DD}
14	SDATA	I/O	Serial data input, internal pull-up to $V_{DD.}$ 5V Tolerant
15	SCLK	I	Serial clock input, internal pull-up to $V_{DD.}$ 5V Tolerant
2, 3, 6, 7, 10, 11, 18, 19, 22, 23, 26, 27, 12, 17	SDRAM [0-13]	O	SDRAM Clock Outputs

Device Functionality

OE	SDRAM [0-13]
0	High-Z
1	1 x BUF_IN

rev 0.5

Serial Configuration Map

- The Serial bits will be read by the clock driver in the following order:
  - Byte 0 - Bits 7, 6, 5, 4, 3, 2, 1, 0
  - Byte 1 - Bits 7, 6, 5, 4, 3, 2, 1, 0
  - Byte N - Bits 7, 6, 5, 4, 3, 2, 1, 0
- Reserved bits should be programmed to "0" or "1".
- Serial interface address for the PCS2I2314ANZ is:

A6	A5	A4	A3	A2	A1	A0	R/W
1	1	0	1	0	0	1	----

Byte 0:SDRAM Active/Inactive Register (1 = Enable, 0 = Disable), Default = Enable

Bit	Pin #	Description
Bit 7	11	SDRAM5 (Active/Inactive)
Bit 6	10	SDRAM4 (Active/Inactive)
Bit 5	--	Reserved
Bit 4	--	Reserved
Bit 3	7	SDRAM3 (Active/Inactive)
Bit 2	6	SDRAM2 (Active/Inactive)
Bit 1	3	SDRAM1 (Active/Inactive)
Bit 0	2	SDRAM0 (Active/Inactive)

Byte 1: SDRAM Active/Inactive Register (1 = Enable, 0 = Disable), Default = Enable

Bit	Pin #	Description
Bit 7	27	SDRAM11 (Active/Inactive)
Bit 6	26	SDRAM10 (Active/Inactive)
Bit 5	23	SDRAM9 (Active/Inactive)
Bit 4	22	SDRAM8 (Active/Inactive)
Bit 3	--	Reserved
Bit 2	--	Reserved
Bit 1	19	SDRAM7 (Active/Inactive)
Bit 0	18	SDRAM6 (Active/Inactive)

Byte 2: SDRAM Active/Inactive Register (1 = Enable, 0 = Disable), Default = Enable

Bit	Pin #	Description
Bit 7	17	SDRAM13 (Active/Inactive)
Bit 6	12	SDRAM12 (Active/Inactive)
Bit 5	--	Reserved
Bit 4	--	Reserved
Bit 3	--	Reserved
Bit 2	--	Reserved
Bit 1	--	Reserved
Bit 0	--	Reserved

Note 1 : When the value of bit in these bytes is high, the output is enabled. When the value of the bit is low, the output is forced to low state. The default value of all the bits is high after chip is powered up.

IIC Byte Flow

Byte	Description
1	IIC Address
2	Command (dummy value, ignored)
3	Byte Count (dummy value, ignored)
4	IIC Data Byte 0
5	IIC Data Byte 1
6	IIC Data Byte 2

Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
V_{DD}	Supply Voltage to Ground Potential	-0.5 to +7.0	V
V_{IN}	DC Input Voltage (Except BUF_IN)	–0.5 to V_{DD} + 0.5	V
V_{BUFIN}	DC Input Voltage (BUF_IN)	-0.5 to +7.0	V
T_{STG}	Storage Temperature	-65 to +150	°C
T_J	Junction Temperature	150	°C
T_{DV}	Static Discharge Voltage (As per JEDEC STD 22- A114-B)	2	KV

Note: These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability.

Operating Conditions[1]

Parameter	Description	Min	Max	Unit
V_{DD}	Supply Voltage	3.135	3.465	V
T_A	Operating Temperature (Ambient Temperature)	0	70	°C
C_L	Load Capacitance		30	pF
C_{IN}	Input Capacitance		7	pF
t_{PU}	Power-up time for all V_{DD}'s to reach minimum specified voltage (power ramps must be monotonic)	0.05	50	mS

Note: 1. Electrical parameters are guaranteed under the operating conditions specified.

Electrical Characteristics

(Test condition: All parameters values are valid within the Operating range, unless otherwise stated)

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V_{IL}	Input LOW Voltage	Except serial interface pins			0.8	V
V_{ILIIC}	Input LOW Voltage	For serial interface pins only			0.7	V
V_{IH}	Input HIGH Voltage		2.0		-	V
V_{OL}	Output LOW Voltage[1]	I_{OL}= 25 mA			0.4	V
V_{OH}	Output HIGH Voltage[1]	I_{OH} = –36 mA	2.4		-	V
I_{CC}	Quiescent Supply Current	V_{DD}= 3.465V, V_i = V_{DD} or GND, I_O =0		50	100	µA
I_{OZ}	High Impedance Output Current	V_{DD}= 3.465V, V_i = V_{DD} or GND			±10	µA
I_{OFF}	Off-State Current (for SCL ,SDATA)	V_{DD}= 0V, V_i = 0V or 5.5V			50	µA
ΔI_{CC}	Change in Supply Current	V_{DD}= 3.135V to 3.465V One Input at V_{DD}-0.6, All other Inputs at V_{DD} or GND			500	µA
I_i	Input Leakage	V_{DD}= 3.465V or GND (Applicable to all Input Pins)	-5		+5	µA
I_{DD}	Supply Current[1]	Unloaded outputs, 133 MHz			266	mA
I_{DD}	Supply Current[1]	Loaded outputs, 30pF, 133 MHz			360	mA
I_{DD}	Supply Current[1]	Unloaded outputs, 100 MHz			200	mA
I_{DD}	Supply Current[1]	Loaded outputs, 30pF ,100 MHz			290	mA
I_{DD}	Supply Current[1]	Unloaded outputs, 66.67 MHz			150	mA
I_{DD}	Supply Current[1]	Loaded outputs, 30pF ,66.67 MHz			185	mA
I_{DDS}	Supply Current	BUF_IN=V_{DD} or V_{SS} All other inputs at V_{DD}			500	µA

Note: 1. Parameter is guaranteed by design and characterization. Not 100% tested in production.

Switching Characteristics[1]

Parameter	Name	Test Conditions	Min	Typ	Max	Unit
F_{in}	Maximum Operating Frequency				133	MHz
t_D	Duty cycle[2,3] = $t_2 \div t_1$	Measured at 1.5V	45.0	50.0	55.0	%
t_3	Rising Edge Rate[3]	Measured between 0.4V and 2.4V	1	2	4	V/nS
t_4	Falling Edge Rate[3]	Measured between 2.4V and 0.4V	1	2	4	V/nS
t_5	Output to Output Skew[3]	All outputs equally loaded		150	225	pS
t_6	SDRAM Buffer LH Prop. Delay[3]	Input edge greater than 1 V/nS	1	2.7	3.5	nS
t_7	SDRAM Buffer HL Prop. Delay[3]	Input edge greater than 1 V/nS	1	2.7	3.5	nS
t_{PLZ}, t_{PHZ}	SDRAM Buffer Enable Delay[3]	Input edge greater than 1 V/nS	1	3	5	nS
t_{PZL}, t_{PZH}	SDRAM Buffer Disable Delay[3]	Input edge greater than 1 V/nS	1	3	5	nS
t_r	Rise Time for SDATA (Refer Test Circuit for IIC) Refer figure no.3	C_L = 10pF	6			nS
		C_L = 400pF			250	
t_f	Fall Time for SDATA (Refer Test Circuit for IIC) Refer figure no.3	C_L = 10pF	20			nS
		C_L = 400pF			250	

Note: 1. All parameters specified with loaded outputs.
2. Duty cycle of input clock is 50%. Rising and falling edge rate is greater than 1V/nS
3. Parameter is guaranteed by design and characterization. Not 100% tested in production.

Test Circuit for SDRAM Enable and Disable Times



TEST	S_1
t_6/t_7 t_{PLZ}/t_{PZL} t_{PHZ}/t_{PZH}	Open 2 · V_{DD} V_{SS}

Figure 1. Load circuit for Switching times

SDRAM Enable and Disable Times

V_M = 1.5V
V_X = V_{OL} +0.3V
V_Y = V_{OH} -0.3V
V_{OH} and V_{OL} are the typical Output Voltage drop that occur with the output load



Figure 2. 3-State Enable and Disable times

Test Circuit for IIC Rise and Fall Times



Figure 3. Test Circuit for IIC

Switching Waveforms

Duty Cycle Timing



All Outputs Rise/Fall Time



Output - Output Skew



SDRAM Buffer LH and HL Propagation Delay



Test Circuit



Application Information

Clock traces must be terminated with either series or parallel termination, as is normally done.

Application Circuit



C_d = DECOUPLING CAPACITORS
C_t = OPTIONAL EMI-REDUCING CAPACITORS
R_s = SERIES TERMINATING RESISTORS

Summary

- Surface mount, low-ESR, ceramic capacitors should be used for filtering. Typically, these capacitors have a value of 0.1µF. In some cases, smaller value capacitors may be required.
- The value of the series terminating resistor satisfies the following equation, where Rtrace is the loaded characteristic impedance of the trace, Rout is the output impedance of the buffer (typically 25Ω), and Rseries is the series terminating resistor.

  Rseries > Rtrace – Rout
- Footprints must be laid out for optional EMI-reducing capacitors, which should be placed as close to the terminating resistor as is physically possible. Typical values of these capacitors range from 4.7pF to 22pF.
- A Ferrite Bead may be used to isolate the Board V_{DD} from the clock generator V_{DD} island. Ensure that the Ferrite Bead offers greater than 50Ω impedance at the clock frequency, under loaded DC conditions.
- If a Ferrite Bead is used, a 10µF–22µF tantalum bypass capacitor should be placed close to the Ferrite Bead. This capacitor prevents power supply droop during current surges.

rev 0.5

IIC Serial Interface Information

The information in this section assumes familiarity with IIC programming.

How to program PCS2I2314ANZ through IIC:

- Master (host) sends a start bit.
- Master (host) sends the write address D3(H).
- PCS2I2314ANZ device will acknowledge.
- Master (host) sends the Command Byte.
- PCS2I2314ANZ device will acknowledge the Command Byte.
- Master (host) sends a Byte count
- PCS2I2314ANZ device will acknowledge the Byte count.
- Master (host) sends the Byte 0
- PCS2I2314ANZ device will acknowledge Byte 0
- Master (host) sends the Byte 1
- PCS2I2314ANZ device will acknowledge Byte 1
- Master (host) sends the Byte 2
- PCS2I2314ANZ device will acknowledge Byte 2
- Master (host) sends a Stop bit.

Controller (Host)	PCS22314ANZ (slave/receiver)
Start Bit	
Slave Address D3(H)	
	ACK
Command Byte	
	ACK
Byte count	
	ACK
Byte 0	
	ACK
Byte 1	
	ACK
Byte 2	
	ACK
Stop Bit	

Package Information

28L SOIC (300 mil)



Symbol	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
A	0.093	0.104	2.35	2.65
A1	0.004	0.012	0.10	0.30…
A2	0.088	0.094	2.25	2.40
D	0.697	0.712	17.70	18.10
h	0.010	0.029	0.25	0.75
E	0.291	0.299	7.40	7.60
H	0.394	0.419	10.00	10.65
R1	0.003	….	0.08	…..
b	0.013	0.022	0.33	0.56
b1	0.013	0.020	0.33	0.51
c	0.009	0.015	0.23	0.38
c1	0.009	0.013	0.23	0.33
L	0.016	0.050	0.40	1.27
e	0.050 BSC		1.27 BSC	
θ	0°	8°	0°	8°

Ordering Information

Ordering Code	Marking	Package Type	Operating Range
PCS2P2314ANZG-28-ST	2P2314ANZG	28 Pin SOIC, Tube, Green	Commercial
PCS2P2314ANZG-28-SR	2P2314ANZG	28 Pin SOIC, Tape and Reel, Green	Commercial
PCS2I2314ANZG-28-ST	2I2314ANZG	28 Pin SOIC, Tube, Green	Industrial
PCS2I2314ANZG-28-SR	2I2314ANZG	28 Pin SOIC, Tape and Reel, Green	Industrial

Device Ordering Information



PulseCore Semiconductor Corporation
1715 S. Bascom Ave Suite 200
Campbell, CA 95008
Tel: 408-879-9077
Fax: 408-879-9018
www.pulsecoresemi.com

Preliminary Information
Part Number: PCS2I2314ANZ
Document Version: 0.5

Note: This product utilizes US Patent # 6,646,463 Impedance Emulator Patent issued to PulseCore Semiconductor, dated 11-11-2003