


PULSE DIALER


KK9151-3

The KK9151-3 pulse dialer is a monolithic CMOS integrated circuit which converts pushbutton inputs to a series of pulses suitable for telephone dialing. It is intended to replace mechanical telephone dialers and can operate directly from telephone lines. CMOS technology is used to produce this device, resulting in very low power requirements and high noise immunity. The KK9151-3 can be easily interfaced with a variety of telephones, requiring only a minimal number of external components.

- Direct telephone line operation
- 4 x 3 matrix keyboard interface
- Supply voltage range of 2.0 to 5.5 volts
- Inexpensive RC oscillator
- Low power standby mode for redialing
- 22-digit redial memory
- Redial with either * or # key
- Dialer reset for line power breaks > 200 ms
- Selectable make/break ratio
- High speed test capacity



LOGIC DIAGRAM



PIN 5 = V_{CC}
 PIN 12 = GND

PIN ASSIGNMENT


R1	1 ●	16	C3
R2	2	15	C2
R3	3	14	C3
R4	4	13	MUTE
V _{CC}	5	12	GND
CK1	6	11	HK
CK	7	10	M/B
CK-bar	8	9	DP

KEYBOARD ASSIGNMENT

R1	1	2	3
R2	4	5	6
R3	7	8	9
R4	*	0	#
	C1	C2	C3

(*,# : Redial)

PIN DESCRIPTION

PIN No.	NAME	DESCRIPTION
1 2 3 4 14 15 16	R1~R4 C1~C3	Key inputs. These inputs can be interfaced to either an XY matrix keyboard or a 2 of 7 type keyboard. The keypad inputs are normally held at high. When a key is depressed, scanning signals are presented at C1, C2, and C3 inputs; the dialer identifies the key by examining the R1~R4 inputs. Debouncing is provided to avoid false entry.
5 12	V _{CC} GND	Positive power supply input. Negative power supply input.
6 7 8	CK1, CK, CK	Oscillator circuit input/output. The oscillator consists of two inverters, with oscillator frequency controlled by external RC components: R _{CK1} =270KΩ, R _{CK} =150KΩ, C _{CK} =150 pF  <p style="text-align: center;">Oscillator Circuit</p>
9	DP	Dialing pulse output. This output consists of an N-channel open drain device. Normally this output will be in off state during make and on during break. Dialing pulse rate = 10pps and inter-digital pause = 800 ms when F _{OSC} =18KHz in normal mode.
10	M/B	Make/Break ratio select input. In normal mode, this input is used to select the Make/Break ratio: when input = V _{CC} , M/B ratio = 1/2. when input = GND, M/B ratio = 2/3. when connected to the clock output (pin 7), this input can trigger the IN9151-3 into test mode, generating high speed dialing.
11	HK	Hook switch input. This input is used to detect whether the telephone is in the On-Hook or Off-Hook state: V _{CC} =on-hook GND=off-hook. (Resetting time = 200 ms minimum)
13	MUTE	Mute output. This output is an inverter normally at low state when there is no key entry. During outdialing it changes to high state and is used to mute the speech network.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.3 to +5.5	V
V _{IN}	DC Input Voltage (Referenced to GND)	-0.3 to V _{CC} +0.3	V
P _D	Power Dissipation in Still Air , Plastic DIP**	600	mW
T _{stg}	Storage Temperature	-55 to +150	°C
T _L	Lead Temperature, 1mm from case for 10 seconds	260	°C

* Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

** Durating: $-10 \text{ mW}/\text{°C}$ from 65°C to 70°C.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	2.0	5.5	V
V _{IN}	DC Input Voltage (Referenced to GND)	0	V _{CC}	V
T _A	Operating Temperature	-10	+70	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND ≤ (V_{IN} or V_{OUT}) ≤ V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND, V_{CC} = 2.0 V to 5.5 V, T_A = -20 to +70°C)

Symbol	Parameter	Test Conditions	Guaranteed Limits		Unit
			Min	Max	
I _{MR}	Maximum Memory Retention Current	V _{CC} =1.0 V, HK=V _{CC} , all outputs unloaded		1	μA
I _{CC}	Maximum Supply Operating Current	oscillator running, all outputs unloaded		200	μA
I _{SB}	Maximum Standby Current	all outputs unload HK=V _{CC}		4	μA
I _{OL}	Minimum Output Sink Current (Mute, DP)	V _{CC} =2.0V, V _{OUT} =0.5V, f=18KHz	2		mA
I _{OH}	Minimum Output Drive Current (Mute)	V _{CC} =2.0V, V _{OUT} =V _{CC} -1V, f=18KHz	1		mA
V _{IL}	Min High-Level Input Voltage		0.8V _{CC}	V _{CC}	V _{CC}
V _{IL}	Max Low-Level Input Voltage		GND	0.2V _{CC}	
I _{IN}	Max. Input Leakage Current	V _{CC} =5.5V		±1.0	μA

AC ELECTRICAL CHARACTERISTICS ($F_{OSC} = 18 \text{ KHz}$, $V_{CC}=2.0$ to 5.5 V , $T_A=-20$ to $+70^\circ\text{C}$)

Symbol	Parameter	Test Conditions	Guaranteed Limit			Unit
			Min.	Typ.	Max	
M/B	Make/Break Ratio	M/B= V_{CC}		1/2		
		M/B=GND		2/3		
DR	Dial Pulse Rate	$F_{OSC}=18\text{KHz}$		10		pps
		$F_{OSC}=36\text{KHz}$		20		
T_M	Maximum Make Time (Figure 3)	10pps	1/2		33	ms
		10pps	2/3		40	
		20pps	1/2		16.6	
		20pps	2/3		20	
T_B	Maximum Break Time (Figure 3)	10pps	1/2		66	
		10pps	2/3		60	
		20pps	1/2		33	
		20pps	2/3		30	
T_{IDP}	Maximum Inter-digital Pause Time (Figure 3)	10pps	1/2		800	
		10pps	2/3		800	
		20pps	1/2		400	
		20pps	2/3		400	
T_{PDP}	Maximum Pre-digital Pause (Figure 3)	10pps	1/2		800	
		10pps	2/3		800	
		20pps	1/2		400	
		20pps	2/3		400	
T_{MDP}	Maximum Mute Delay Time (Figure 3)	10pps	1/2		33	
		10pps	2/3		40	
		20pps	1/2		16.6	
		20pps	2/3		20	
T_{KD}	Minimum Key Debounce Time	$V_{IN}=\text{GND}$ or V_{CC}	30			

Operation Procedures

Symbol Definitions:

D_p: pulse digit (0 through 9)

ZiZiZi: conversation

0-0↑: off-hook.

0-0↓: on-hook.

* or # : Redial

Recommended Operations:

Normal Dialing:

0-0↑; D_p ... D_p; ZiZiZi; 0-0↓

Dial pulse begins as soon as first key is entered.

Debounced and detected on chip.

Redialing:

0-0↑; * or # key

(* or # key can be accepted as first key entry after Off-Hook.)

Functional Description

1) N-channel open drain output - DP (Figure 1).

2) Clock oscillator

The clock oscillator consists of two inverters, with the frequency of oscillation controlled by external components connected to pins 6,7, and 8. The circuit is sufficiently versatile to allow the use of a variety of external component configurations. The oscillator circuit is shown in figure 2.






Figure 1




Fosc=18KHz for 10pps
Fosc=36KHz for 20pps

Figure 2




SWITCHING WAVEFORMS



EXPANDED LOGIC DIAGRAM



**N SUFFIX PLASTIC DIP
(MS - 001BB)**



$\oplus 0.25 (0.010) \text{ (M) T}$

NOTES:

- Dimensions "A", "B" do not include mold flash or protrusions.
Maximum mold flash or protrusions 0.25 mm (0.010) per side.

Symbol	Dimension, mm	
	MIN	MAX
A	18.67	19.69
B	6.1	7.11
C		5.33
D	0.36	0.56
F	1.14	1.78
G	2.54	
H	7.62	
J	0°	10°
K	2.92	3.81
L	7.62	8.26
M	0.2	0.36
N	0.38	