


- Extremely high dv/dt capability
- Low Gate Charge Qg results in Simple Drive Requirement
- 100% avalanche tested
- Gate charge minimized
- Very low intrinsic capacitances
- Very good manufacturing repeatability




$$V_{DSS} = 400V$$

$$I_{D25} = 10A$$

$$R_{DS(ON)} = 0.53 \Omega$$

Description

StarMOS is a new generation of high voltage N-Channel enhancement mode power MOSFETs. This new technology minimises the JFET effect, increases packing density and reduces the on-resistance. StarMOS also achieves faster switching speeds through optimised gate layout with planar stripe DMOS technology.



Pin1-Gate
Pin2-Drain
Pin3-Source

Application

- Switching application


Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D@T_C=25^\circ C$	Continuous Drain Current, $V_{GS}@10V$	10	A
$I_D@T_C=100^\circ C$	Continuous Drain Current, $V_{GS}@10V$	6.5	
I_{DM}	Pulsed Drain Current ①	40	
$P_D@T_C=25^\circ C$	Power Dissipation	135	W
	Linear Derating Factor	1.0	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy ②	630	mJ
I_{AR}	Avalanche Current ①	10	A
E_{AR}	Repetitive Avalanche Energy ①	12.5	mJ
dv/dt	Peak Diode Recovery dv/dt ③	6	V/ns
T_J T_{STG}	Operating Junction and Storage Temperature Range	- 55 to +175	°C
	Soldering Temperature, for 10 seconds	300(1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf.in(1.1N.m)	


Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-case	—	—	1.0	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	—	0.50	—	
$R_{\theta JA}$	Junction-to-Ambient	—	—	62	

Electrical Characteristics @T_J=25 °C(unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	400	—	—	V	V _{GS} =0V, I _D =250μA
ΔV _{(BR)DSS} /ΔT _J	Breakdown Voltage Temp.Coefficient	—	0.48	—	V/°C	Reference to 25°C, I _D =1mA
R _{DS(on)}	Static Drain-to-Source On-resistance	—	0.50	0.53	Ω	V _{GS} =10V, I _D =6A ④
V _{GS(th)}	Gate Threshold Voltage	2.0	—	4.0	V	V _{DS} =V _{GS} , I _D =250μA
g _{fs}	Forward Transconductance	4.9	—	—	S	V _{DS} =50V, I _D =6A
I _{DSS}	Drain-to-Source Leakage current	—	—	25	μA	V _{DS} =400V, V _{GS} =0V
		—	—	250		V _{DS} =320V, V _{GS} =0V, T _J =150°C
I _{GSS}	Gate-to-Source Forward leakage	—	—	100	nA	V _{GS} =20V
	Gate-to-Source Reverse leakage	—	—	-100		V _{GS} =-20V
Q _g	Total Gate Charge	—	—	36	nC	I _D =10A
Q _{gs}	Gate-to-Source charge	—	—	10		V _{DS} =320V
Q _{gd}	Gate-to-Drain("Miller") charge	—	—	16		V _{GS} =10V See Fig.6 and 13④
t _{d(on)}	Turn-on Delay Time	—	10	—	nS	V _{DD} =200V
t _r	Rise Time	—	35	—		I _D =10A
t _{d(off)}	Turn-Off Delay Time	—	24	—		R _G =10Ω
t _f	Fall Time	—	22	—		R _D =19.5Ω
L _D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm(0.25in.) from package and center of die contact
L _S	Internal Source Inductance	—	7.5	—		
C _{iss}	Input Capacitance	—	1012	—	pF	V _{GS} =0V
C _{oss}	Output Capacitance	—	170	—		V _{DS} =25V
C _{rss}	Reverse Transfer Capacitance	—	7.9	—		f=1.0MHz See Figure 5

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I _S	Continuous Source Current (Body Diode)	—	—	10	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I _{SM}	Pulsed Source Current (Body Diode) ①	—	—	40		
V _{SD}	Diode Forward Voltage	—	—	1.8	V	T _J =25°C, I _S =10A, V _{GS} =0V ④
t _{rr}	Reverse Recovery Time	—	—	250	nS	T _J =25°C, I _F =10A
Q _{rr}	Reverse Recovery Charge	—	2.5	—	nC	di/dt=100A/μs ④
t _{on}	Forward Turn-on Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S + L _D)				

Notes:

- ① Repetitive rating; pulse width limited by max.junction temperature(see figure 11)
- ② L = 7.3mH, I_{AS} = 10 A, V_{DD} = 50V, R_G = 25Ω, Starting T_J = 25°C
- ③ I_{SD} ≤ 10A, di/dt ≤ 200A/μs, V_{DD} ≤ V_{(BR)DSS}, T_J ≤ 25°C
- ④ Pulse width ≤ 300 μs; duty cycle ≤ 2%