



100V Dual N-Channel PowerTrench MOSFET

KDS3912

■ Features

- 3 A, 100 V. $R_{DS(ON)} = 125\text{m}\Omega$ @ $V_{GS} = 10\text{ V}$
 $R_{DS(ON)} = 135\text{m}\Omega$ @ $V_{GS} = 6\text{ V}$
- Low gate charge (14 nC typical)
- Fast switching speed
- High performance trench technology for extremely low $R_{DS(ON)}$
- High power and current handling capability



■ Absolute Maximum Ratings $T_a = 25^\circ\text{C}$

Parameter	Symbol	Rating	Unit
Drain to Source Voltage	V_{DSS}	100	V
Gate to Source Voltage	V_{GS}	± 20	V
Drain Current Continuous (Note 1a)	I_D	3	A
Drain Current Pulsed		20	A
Power Dissipation for Dual Operation	P_D	1.6	W
Power Dissipation for Single Operation (Note 1a)	P_D	1	W
Power Dissipation for Single Operation (Note 1b)		0.9	
Power Dissipation for Single Operation (Note 1c)		0.9	
Operating and Storage Temperature	T_J, T_{STG}	-55 to 175	$^\circ\text{C}$
Thermal Resistance Junction to Case (Note 1)	$R_{\theta JC}$	40	$^\circ\text{C}/\text{W}$
Thermal Resistance Junction to Ambient (Note 1a)	$R_{\theta JA}$	78	$^\circ\text{C}/\text{W}$


KDS3912

■ Electrical Characteristics $T_a = 25^\circ\text{C}$

Parameter	Symbol	Testconditons	Min	Typ	Max	Unit
Single Pulse Drain-Source Avalanche Energy	W _{DSS}	Single Pulse, $V_{DD} = 50\text{V}$, $I_D = 3\text{A}$ (Not 2)			90	mJ
Maximum Drain-Source Avalanche Current	I _{AR}	(Not 2)			3.0	A
Drain-Source Breakdown Voltage	B _{VDSS}	$V_{GS} = 0\text{ V}$, $I_D = 250\text{ }\mu\text{A}$	100			V
Breakdown Voltage Temperature Coefficient	$\frac{\Delta B_{V_{DSS}}}{\Delta T_J}$	$I_D = 250\text{ }\mu\text{A}$, Referenced to 25°C		108		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 80\text{ V}$, $V_{GS} = 0\text{ V}$			10	μA
Gate-Body Leakage, Forward	I _{GSSF}	$V_{GS} = 20\text{ V}$, $V_{DS} = 0\text{ V}$			100	nA
Gate-Body Leakage, Reverse	I _{GSSR}	$V_{GS} = -20\text{ V}$, $V_{DS} = 0\text{ V}$			-100	nA
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 250\text{ }\mu\text{A}$	2	2.5	4	V
Gate Threshold Voltage Temperature Coefficient	$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	$I_D = 250\text{ }\mu\text{A}$, Referenced to 25°C		-6		mV/°C
Static Drain-Source On-Resistance	R _{D(on)}	$V_{GS} = 10\text{ V}$, $I_D = 3\text{ A}$		92	125	$\text{m}\Omega$
		$V_{GS} = 6\text{ V}$, $I_D = 2.8\text{ A}$		98	135	
		$V_{GS} = 10\text{ V}$, $I_D = 3\text{ A}$, $T_J = 125^\circ\text{C}$		175	250	
On-State Drain Current	I _{D(on)}	$V_{GS} = 10\text{ V}$, $V_{DS} = 10\text{V}$	10			A
Forward Transconductance	g _F	$V_{DS} = 10\text{ V}$, $I_D = 3\text{A}$		11		S
Input Capacitance	C _{iss}			632		pF
Output Capacitance	C _{oss}	$V_{DS} = 50\text{ V}$, $V_{GS} = 0\text{ V}$, $f = 1.0\text{ MHz}$		40		pF
Reverse Transfer Capacitance	C _{rss}			20		pF
Turn-On Delay Time	t _{d(on)}			8.5	17	ns
Turn-On Rise Time	t _r	$V_{DD} = 50\text{ V}$, $I_D = 1\text{ A}$, $V_{GS} = 10\text{ V}$, $R_{GEN} = 6\ \Omega$		2	4	ns
Turn-Off Delay Time	t _{d(off)}			23	37	ns
Turn-Off Fall Time	t _f			4.5	9	ns
Total Gate Charge	Q _g			14	20	nC
Gate-Source Charge	Q _{gs}	$V_{DS} = 50\text{ V}$, $I_D = 3\text{ A}$, $V_{GS} = 10\text{ V}$ (Note 2)		2.4		nC
Gate-Drain Charge	Q _{gd}			3.8		nC
Maximum Continuous Drain-Source Diode Forward Current	I _s				1.3	A
Drain-Source Diode Forward Voltage	V _{SD}	$V_{GS} = 0\text{ V}$, $I_s = 1.3\text{ A}$ (Not 2)		0.76	1.2	V
Diode Reverse Recovery Time	t _{rr}	I _F = 3A $dI/dt = 100\text{ A}/\mu\text{s}$ (Not 2)		30		nS
Diode Reverse Recovery Charge	Q _{rr}			106		nC

Notes:

1. R_{sJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{sJC} is guaranteed by design while R_{sCA} is determined by the user's board design.



2. Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%