

# SANYO Semiconductors DATA SHEET

# LV5604T — Eight-Channel Switching Regulator Controller

#### Overview

The LV5604T is a eight-channel switching regulator controller.

#### **Features**

- Low-voltage (3V) operation
- Reference voltage precision : ±1%
- Independent standby functions for each of the eight channels
- Is capable of driving MOS transistors
- Synchronous rectification: channel 1 and channel 2
- Supports inverting step-up operation.

#### **Specifications**

#### **Maximum Ratings** at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>CC</sub> max		16	V
Allowable power dissipation	Pd max		1	W
Operating temperature	Topr		-30 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

#### **Recommended Operating Conditions** at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	Vcc		3 to 15	V
Supply voltage	VBIAS		3 to 15	V
Timing resistor	RT		7 to 30	kΩ
Timing capacitor	СТ		100 to 1000	pF
Triangle wave frequency	fosc		0.1 to 1.3	MHz

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

#### **SANYO Semiconductor Co., Ltd.**


# 


D	Committee of	Symbol Conditions		Ratings		Unit
Parameter	Symbol	Conditions	min	typ	max	Unit
Error amplifier 1						
IN+ pin internal bias voltage	VB	Value added to the error amplifier offset at the error amplifier + side voltage	0.509	0.515	0.521	V
Output low voltage ch1 to ch	8 V <sub>Low</sub> FB	$IN^- = 2.0V$ , $IFB = 20\mu A$			0.2	V
Output high voltage ch1 to ch	8 V <sub>Hi</sub> FB	$IN^- = 0V IFB1 = -20\mu A$	2.0			V
Error amplifier 2						
IN5⁻RE pin offset voltage	VOF		-6		6	mV
Output low voltage	V <sub>Low</sub> FB5RE	IN5- RE = 2.0V, IFB = 20μA			0.2	V
Output high voltage	V <sub>Hi</sub> FB5RE	FB5RE ; H, IFB = 500μA	1.95			V
Protection circuit						
Threshold voltage	V <sub>SCP</sub>		1.1	1.25	1.4	V
SCP pin current	ISCP			4		μА
Short circuit detection signal pin	VSCPOUT	Open collector ISCPOUT = 100μA			0.2	V
Software start block (ch1 to ch8)						
Soft start current ch1 to ch	8 I <sub>SF</sub>	CSOFT1 to 8 = 0V	3.2	4	4.8	μΑ
Soft start resistance ch1 to ch	R <sub>SF</sub>		160	200	240	kΩ
Fixed duty						
Maximum on duty 1 ch1 to ch	Duty MAX 1 to 4	Out monitor, IN <sup>-</sup> = 0V	100			%
Maximum on duty 2 ch5	Duty MAX 5	Out monitor, IN = 0V	80	85	90	%
Maximum on duty 3 ch6 to ch	B Duty MAX 6 to 8	Out monitor, IN <sup>-</sup> = 0V	80	85	90	%
Output block 1 to 6						
OUT pin high side on resistance	R <sub>OUT</sub> SOUR	I <sub>O</sub> = 10mA		25		Ω
OUT pin high side on resistance	R <sub>OUT</sub> SINK	I <sub>O</sub> = 10mA		10		Ω
Triangle wave oscillator block						
Current setting pin voltage	VT RT	RT = 10kΩ		0.57		V
Output current	I <sub>OH</sub> CT			220		μΑ
Output current ratio	∆I <sub>O</sub> CT	CT pin, ISOURCE/ISINK		2.5		
Oscillation frequency	fosc1	RT = $10k\Omega$ , CT = $270pF$	390	490	570	kHz
Reference voltage block			,		,	
Reference voltage	VREF			1.230		V
Line regulation	V <sub>LN</sub> REF	V <sub>CC</sub> = 3V to 15V			10	mV
Control circuit			T			
On state voltage	V <sub>ON</sub> CTL		2.0			V
OFF state voltage	V <sub>OFF</sub> CTL				0.6	V
Pin input current	I <sub>IN</sub> CTL	VCTL = 2V			60	μА
Standby circuit		<u></u>	<del>                                     </del>	П		
On voltage	V <sub>ON</sub> STBY		2.0			V
Off voltage	V <sub>OFF</sub> STBY				0.6	V
Pin input current	I <sub>IN</sub> STBY	VSTBY = 2V			60	μΑ
All circuits	T .	T		ı	1	
V <sub>CC</sub> current consumption	Icc	IN1 <sup>-</sup> to IN8 <sup>-</sup> = 1V		6	7.5	mA
Standby mode current consumption	OFF	VSTBY = VCTL = 0V IOFF = ICC + IBIAS			1	μА

#### **Package Dimensions**


unit: mm (typ)








## **Pin Assignment**



#### **Block Diagram and Sample Application Circuit**



#### **Pin Function**

Block	Pin No.	Pin Name	Functions
ch1	3	STBY1	Standby input. H/ch1; ON, L/ch1; OFF
(Step-down)	13	IN1 <sup>-</sup>	Error amplifier Inverting input
	14	FB1	Error amplifier output
=	61	OUT1	Output. External transistor P-channel gate connect
-	62	OUT1N	Output. External transistor N-channel gate connection
-	7	CSOFT1	Soft start setting capacitor connection. Connect to GND through a capacitor.
ch2	4	STBY2	Standby input. H/ch2; ON, L/ch2; OFF
(Step-down)	15	IN2 <sup>-</sup>	Error amplifier Inverting input
-	16	FB2	Error amplifier output
-	60	OUT2	Output. External transistor P-channel gate connection
-	59	OUT2N	Output. External transistor N-channel gate connection
-	8	CSOFT2	Soft start setting capacitor connection. Connect to GND through a capacitor.
ch3	5	STBY3	Standby input. H/ch3; ON, L/ch3; OFF
(Step-down)	17	IN3 <sup>-</sup>	Error amplifier Inverting input
-	18	FB3	Error amplifier output
-	9	CSOFT3	Soft start setting capacitor connection. Connect to GND through a capacitor.
=	57	OUT3	Output. External transistor P-channel gate connection
ch4	6	STBY4	Standby input. H/ch4; ON, L/ch4; OFF
(Step-down)	19	IN4 <sup>-</sup>	Error amplifier Inverting input
-	20	FB4	Error amplifier output
-	10	CSOFT4	Soft start setting capacitor connection. Connect to GND through a capacitor.
	56	OUT4	Output. External transistor P-channel gate connection
ch5	42	STBY5	Standby input. H/ch5; ON, L/ch5; OFF
(Inversion)	28	IN5-RE	Inversion step-up error amplifier, - (Inverting) input
-	29	IN5+RE	Inversion step-up error amplifier, + (noninverting) input
=	27	FB5RE	Inversion step-up error amplifier output
-	25	IN5 <sup>-</sup>	Error amplifier Inverting input
-	26	FB5	Error amplifier output
-	38	CSOFT5	Soft start setting capacitor connection. Connect to GND through a capacitor.
-	55	OUT5	Output. External transistor P-channel gate connection
ch6	43	STBY6	Standby input. H/ch6; ON, L/ch6; OFF
(Step-up)	30	IN6 <sup>-</sup>	Error amplifier Inverting input
-	31	FB6	Error amplifier output
	39	CSOFT6	Soft start setting capacitor connection. Connect to GND through a capacitor.
	53	OUT6	Output. External transistor N-channel gate connection
ch7 (Step-up)	44	STBY7	Standby input. H/ch7; ON, L/ch7; OFF
	32	IN7-	Error amplifier Inverting input
	33	FB7	Error amplifier output
	40	CSOFT7	Soft start setting capacitor connection. Connect to GND through a capacitor.
	52	OUT7	Output. External transistor N-channel gate connection
ch8	45	STBY8	Standby input. H/ch8; ON, L/ch8; OFF
(Step-down) (Step-up)	34	IN8-	Error amplifier Inverting input
	35	FB8	Error amplifier output
	41	CSOFT8	Soft start setting capacitor connection. Connect to GND through a capacitor.
	51	OUT8	Output. External transistor (Step-up / N-channel, Step-down / P-channel) gate connection

Continued from preceding page.

Block	Pin No.	Pin Name	Functions
MODE 64 SYNC1		SYNC1	Synchronous rectification/diode rectification switching, L: synchronous rectification H: diode rectification
	1	SYNC2	Synchronous rectification/diode rectification switching, L: synchronous rectification H: diode rectification
	36	SEL_CH8	Channel 8 step-up/step-down switching, L (GND) : step-up H (VBIAS2) : step-down
POWER	46	VCC	Power supply input (signal system)
	2	VBIAS1	Power supply input (ch1 to ch4, pre-output stage)
	47	VBIAS2	Power supply input (ch5 to ch8, pre-output stage)
	24	GND_S	Ground (signal system)
	58	GND_P1 (VS1)	Ground (ch1 to ch4, pre-output stage)
	54	GND_P2 (VS2)	Ground (ch5 to ch8, pre-output stage)
	23	VREF	Reference voltage output
CONTROL	37	CTL	Power supply control
	11	SCP	Connection pin for the delay time setting capacitor of short circuit detection circuit
	12	SCP_OUT	Short circuit detection circuit output
OSC	21	СТ	Triangle wave oscillation frequency setting capacitor connection
	22	RT	Triangle wave oscillation frequency setting resistor connection
	48	CLKIN	External clock input
	49	CLKOUT	Clock output
OTHER	63	(NC)	No connection
	50	(NC)	No connection

**Equivalent Circuits** 

This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).  FB5RE  7 CSOFT1 Soft start.	
STBY1   STBY2   STBY3   the corresponding channel.	
## STBY2   The corresponding channel.   Departion is high active.   Departion is high active.   STBY4   High. Circuit operation ON   Low : Circuit operation OFF   STBY6   High active.   STBY7   STBY6   STBY7   High active.   STBY7   High active.   STBY7   High active.   High	
STBY3   Circuit operation ON   Low: Circuit operation ON   Low: Circuit operation ON   Low: Circuit operation OFF	
STEY3 4 STEY4 42 STEY5 43 STEY6 43 STEY6 44 STEY7 45 STEY8 45 STEY8 45 STEY8 47 STEY8 48 STEY6 49 STEY7 45 STEY8 49 STEY7 45 STEY8 40 IN2 41 FB1 41 FB1 42 FB1 43 IN7 44 FB1 45 FB2 46 FB2 47 FB8 47 FB8 48 FB3 49 FB8 40 FB8 41 FB8 41 FB8 41 FB8 420 FB4 426 FB6 431 FB8 433 FB8 44 FB8 45 FB8 46 FB8 47 FB8 47 FB8 48 FB8 48 FB8 49 FB8 40 FB8	0
High : Circuit operation ON   Low : Circuit operation ON   Low : Circuit operation OFF	12
43 STBY6 43 STBY6 44 STBY7 45 STBY8 13 IN1* 15 IN2* 17 IN3* 19 IN4* 25 IN5* 30 IN6* 30 IN6* 30 IN6* 31 IN7* 34 IN8*  Error amplifier output. These pins, in combination with IN**, configure the error amplifier filters  20 FB4 26 FB5 31 FB8 33 FB7 35 FB8  Inversion step-up (Channel 5) error amplifier input. These pins, in combination with FB5R, configure the operational amplifier (independent)  27 FBSRE  Inversion step-up (Channel 5) error amplifier output. This pin, in combination with IN5*RE and IN5*RE, configures the operational amplifier (independent).  7 CSOFT1 Soft start.	l€
43 STBY6 44 STBY7 45 STBY8 13 INIT 15 IN2* 17 IN3* 19 IN4* 25 IN5* 30 IN6* 32 IN7* 34 IN8*  18 FB3 20 FB4 26 FB5 31 FB8 31 FB7 35 FB8  1nversion step-up (Channel 5) error amplifier input. These pins, in combination with IN5*RE and IN5*RE, configure the operational amplifier (independent)  17 INS* 18 INS*RE 1 Inversion step-up (Channel 5) error amplifier input. These pins, in combination with IN5*RE and IN5*RE, configure the operational amplifier (independent)  1 Inversion step-up (Channel 5) error amplifier input. These pins, in combination with IN5*RE and IN5*RE, configure the operational amplifier (independent)  1 Inversion step-up (Channel 5) error amplifier input. This pin, in combination with IN5*RE and IN5*RE, configures the operational amplifier (independent).  1 Inversion step-up (Channel 5) error amplifier output. This pin, in combination with IN5*RE and IN5*RE, configures the operational amplifier (independent).  1 Inversion step-up (Channel 5) error amplifier output. This pin, in combination with IN5*RE and IN5*RE, configures the operational amplifier (independent).  1 Inversion step-up (Channel 5) error amplifier output. This pin, in combination with IN5*RE and IN5*RE, configures the operational amplifier (independent).	"
44 STBY7 45 STBY8  13 IN1* 15 IN2* 17 IN3* 19 IN4* 25 IN5* 30 IN6* 32 IN7* 34 IN8*  16 FB2 18 FB3 20 FB4 26 FB5 31 FB6 33 FB7 35 FB8  29 IN5*RE  1 Inversion step-up (Channel 5) error amplifier input. These pins, in combination with FB5R, configure the operational amplifier (independent)  1 FBSRE  1 Inversion step-up (Channel 5) error amplifier output. These pins, in combination with FB5R, configure the operational amplifier (independent)  1 FBSRE  1 Inversion step-up (Channel 5) error amplifier output. These pins, in combination with IN5*RE and IN5*RE. Configure the operational amplifier (independent).  7 CSOFT1 Soft start.	!
13 IN1* 15 IN2* 17 IN3* 19 IN4* 25 IN5* 30 IN6* 32 IN7* 34 IN8*  Error amplifier output. These pins, in combination with IN**, configure the error amplifier input. These pins, in combination with FBSR, configure the operational amplifier (independent)  IN5*RE  Inversion step-up (Channel 5) error amplifier output. These pins, in combination with IN5*RE and IN5*RE. configures the operational amplifier (independent).  IN5*RE  Inversion step-up (Channel 5) error amplifier output. This pin, in combination with IN5*RE and IN5*RE, configures the operational amplifier (independent).  FBSRE  Inversion step-up (Channel 5) error amplifier output. This pin, in combination with IN5*RE and IN5*RE, configures the operational amplifier (independent).  FBSRE  Inversion step-up (Channel 5) error amplifier output. This pin, in combination with IN5*RE and IN5*RE, configures the operational amplifier (independent).  FBSRE  Inversion step-up (Channel 5) error amplifier output. This pin, in combination with IN5*RE and IN5*RE, configures the operational amplifier (independent).  FBSRE	
13	
15 IN2 17 IN3 19 IN4 25 IN5 30 IN6 32 IN7 34 IN8  18 FB3 20 FB4 26 FB5 31 FB6 33 FB7 35 FB8  Inversion step-up (Channel 5) error amplifier input. These pins, in combination with FB5R, configure the operational amplifier (independent)  17 FB5RE  Inversion step-up (Channel 5) error amplifier output. These pins, in combination with FB5R, configure the operational amplifier (independent)  18 FB6 30 FB7 30 FB8  Inversion step-up (Channel 5) error amplifier input. This pin, in combination with FB5R, configure the operational amplifier (independent)  19 IN5*RE Inversion step-up (Channel 5) error amplifier output. This pin, in combination with IN5*RE and IN5*RE, configures the operational amplifier (independent).	
17 IN3 and connected to IN*  19 IN4* 25 IN5* 30 IN6* 32 IN7* 34 IN8*  14 FB1 FB2 Fror amplifier output. 16 FB2 These pins, in combination with IN**, configure the error amplifier filters  20 FB4 26 FB5 31 FB6 33 FB7 35 FB8  1N5*RE Inversion step-up (Channel 5) error amplifier input. These pins, in combination with FB5R, configure the operational amplifier (independent)  27 FB5RE Inversion step-up (Channel 5) error amplifier output. This pin, in combination with IN5*RE and IN5*RE, configures the operational amplifier (independent).  7 CSOFT1 Soft start.	VREG
19   IN4- 25   IN5- 30   IN6- 32   IN7- 34   IN8-  14   FB1   Error amplifier output. These pins, in combination with IN*-, configure the error amplifier filters  20   FB4   26   FB5   31   FB6   33   FB7   35   FB8  29   IN5*RE   Inversion step-up (Channel 5) error amplifier input. These pins, in combination with FB5R, configure the operational amplifier (independent)  29   IN5*RE   Inversion step-up (Channel 5) error amplifier output. These pins, in combination with FB5R, configure the operational amplifier (independent)  FB5RE   Inversion step-up (Channel 5) error amplifier output. This pin, in combination with IN5*RE and IN5*RE configures the operational amplifier (independent).	(Internal constant
25 IN5- 30 IN6- 32 IN7- 34 IN8- 34 IN8- 35 IN7- 35 IN8- 36 IN8- 37 IN8- 38 IN7- 39 IN7- 39 IN7- 30 IN8- 30 IN8- 31 IN8- 32 IN7- 34 IN8- 35 IN8- 36 IN8- 37 IN8- 38 IN7- 39 IN8- 39 IN8- 30 I	voltage)
14 FB1 Error amplifier output. 16 FB2 These pins, in combination with IN**, configure the error amplifier filters 20 FB4 26 FB5 31 FB6 33 FB7 35 FB8  29 IN5*RE Inversion step-up (Channel 5) error amplifier input. These pins, in combination with FB5R, configure the operational amplifier (independent)  29 IN5*RE Inversion step-up (Channel 5) error amplifier output. These pins, in combination with FB5R, configure the operational amplifier (independent)  7 CSOFT1 Soft start.	
30   IN6*   32   IN7*   34   IN8*	
32 IN7- 34 IN8-  14 FB1 16 FB2 17 These pins, in combination with IN1-, configure the error amplifier filters  20 FB4 26 FB5 31 FB8 33 FB7 35 FB8  29 IN5*RE Inversion step-up (Channel 5) error amplifier input. These pins, in combination with FB5R, configure the operational amplifier (independent)  27 FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5*RE and IN5*RE, configures the operational amplifier (independent).  7 CSOFT1 Soft start.	
14 FB1 FB2 These pins, in combination with IN**, configure the error amplifier filters  18 FB3 CONFIGURATION FB8 TB8 TB8 TB8 TB8 TB8 TB8 TB8 TB8 TB8 T	
14	
16	_
16	⊕ GND_S
16	<del></del>
18 FB3 20 FB4 26 FB5 31 FB6 33 FB7 35 FB8  29 IN5*RE Inversion step-up (Channel 5) error amplifier input. These pins, in combination with FB5R, configure the operational amplifier (independent)  27 FB5RE Inversion step-up (Channel 5) error amplifier output. This pin, in combination with IN5*RE and IN5*RE, configures the operational amplifier (independent).  FB5RE  Inversion step-up (Channel 5) error amplifier output. This pin, in combination with IN5*RE and IN5*RE, configures the operational amplifier (independent).	VREG
20 FB4 FB5 B5 B7	(Internal constant
26 31 FB6 33 FB7 35 FB8  29 IN5*RE 28 IN5*RE IN5*RE Inversion step-up (Channel 5) error amplifier input. These pins, in combination with FB5R, configure the operational amplifier (independent)  27 FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5*RE and IN5*RE, configures the operational amplifier (independent).  7 CSOFT1 Soft start.	voltage)
31 FB6 33 FB7 35 FB8  29 IN5*RE Inversion step-up (Channel 5) error amplifier input. These pins, in combination with FB5R, configure the operational amplifier (independent)  27 FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5*RE and IN5*RE, configures the operational amplifier (independent).  7 CSOFT1 Soft start.	•
33 FB7 35 FB8  29 IN5+RE Inversion step-up (Channel 5) error amplifier input. These pins, in combination with FB5R, configure the operational amplifier (independent)  27 FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).  FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).	
29	
29	
29 IN5*RE IN5*RE Inversion step-up (Channel 5) error amplifier input. These pins, in combination with FB5R, configure the operational amplifier (independent)  27 FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5*RE and IN5*RE, configures the operational amplifier (independent).  FB5RE FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5*RE and IN5*RE, configures the operational amplifier (independent).	
28 IN5-RE input. These pins, in combination with FB5R, configure the operational amplifier (independent)  27 FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).  FB5RE FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).	
28 IN5-RE input. These pins, in combination with FB5R, configure the operational amplifier (independent)  27 FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).  FB5RE FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).	
28 IN5-RE input. These pins, in combination with FB5R, configure the operational amplifier (independent)  27 FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).  FB5RE FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).	-
28 IN5-RE input. These pins, in combination with FB5R, configure the operational amplifier (independent)  27 FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).  FB5RE FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).	
28 IN5-RE input. These pins, in combination with FB5R, configure the operational amplifier (independent)  27 FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).  FB5RE FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).	
28 IN5-RE input. These pins, in combination with FB5R, configure the operational amplifier (independent)  27 FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).  FB5RE FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).	OGND_S
28 IN5-RE input. These pins, in combination with FB5R, configure the operational amplifier (independent)  27 FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).  FB5RE FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).	<u></u>
These pins, in combination with FB5R, configure the operational amplifier (independent)  27 FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).  7 CSOFT1 Soft start.	VREG
These pins, in combination with FB5R, configure the operational amplifier (independent)  These pins, in combination with FB5R, configure the operational amplifier (independent)  IN5 RE  Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).  These pins, in combination with FB5R, configures the operational amplifier (independent).	(Internal constant
configure the operational amplifier (independent)  27 FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).  FB5RE FB5RE TSRE  7 CSOFT1 Soft start.	voltage)
(independent)  27 FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).  FB5RE  7 CSOFT1 Soft start.	voltage)
27 FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).  FB5RE  FB5RE  FB5RE  FB5RE  FB5RE	─── IN5+RE
27 FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).  FB5RE  T CSOFT1 Soft start.	$\circ$
27 FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).  FB5RE  T CSOFT1 Soft start.	
27 FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).  FB5RE  T CSOFT1 Soft start.	
27 FB5RE Inversion step-up (Channel5) error amplifier output. This pin, in combination with IN5+RE and IN5*RE, configures the operational amplifier (independent).  FB5RE  T CSOFT1 Soft start.	
output. This pin, in combination with IN5+RE and IN5+RE, configures the operational amplifier (independent).  FB5RE  7 CSOFT1 Soft start.	—— GND_S
output. This pin, in combination with IN5+RE and IN5+RE, configures the operational amplifier (independent).  FB5RE  7 CSOFT1 Soft start.	<u> </u>
output. This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).  FB5RE  7 CSOFT1 Soft start.	3
This pin, in combination with IN5+RE and IN5-RE, configures the operational amplifier (independent).  FB5RE  7 CSOFT1 Soft start.	nal constant
IN5-RE, configures the operational amplifier (independent).  FB5RE  7 CSOFT1 Soft start.	
7 CSOFT1 Soft start.	<b>190</b> )
7 CSOFT1 Soft start.	
	) GND_S
0 CCOFT3 Connect to CND viceitt	VREG
8 CSOFT2 Connect to GND via a capacitor to set the	(Internal
9 CSOFT3 soft start time.	constant
10 CSOFT4	voltage)
38 CSOFT5 500Ω	<b>A</b>
39 CSOFT6 10kΩ	CSOFT*
40 CSOFT7	) 🗼
	´ <b>↑</b>
41 CSOFT8 \$ 200kΩ	
	GND_S
	<u> </u>

Continued from preceding page. Pin No. Pin Name Description **Equivalent Circuit** OUT1 61 Output. OUT1N Connect external FET. 62 VBIAS\* OUT2 60 OUT2N 59 57 OUT3 VOUT\* OUT4 56 VOUT\*N 55 OUT5 53 OUT6 GND\_P\*(VS\*) 52 OUT7 51 OUT8 22 RT Connect to GND through a resistor. **VREG** This pin, together with CT, sets the (Internal constant oscillation frequency. voltage) ≸500Ω RT ( ) GND\_S 21 СТ Connect to GND through a capacitor. VREG This pin, together with RT, sets the (Internal constant oscillation frequency. voltage) GND\_S SCP 11 Connect to GND via a capacitor to set the VREG short circuit detection circuit delay time. (Internal constant voltage) SCP (  $13k\Omega$ GND\_S SCP\_OUT 12 Short circuit detection circuit output. VREG When SCP exceeds the threshold voltage, (Internal SCP\_OUT ( the open collector goes OFF and this pin constant goes High. voltage) ) GND\_S

Continued from preceding page. Pin No. Pin Name Description **Equivalent Circuit** VREF 23 Internal constant voltage circuit output. VREG Connect a stabilizing capacitor. (Internal constant voltage) VREF ( 14.8kΩ≶ GND\_S CLK\_IN External clock input. **VREG** Apply an external clock of the internal (Internal constant oscillation frequency or higher. voltage) CLKIN ( \_\_W\_\_ 300Ω ) GND\_S 49 CLK\_OUT Clock output. VREG This outputs the internal or external clock (Internal constant frequency pulse. voltage) ≩300Ω CLKOUT ( ≸300Ω ) GND\_S SYNC1 Channel 1 and channel 2 synchronous/diode 64 **VREG** SYNC2 rectification switching. 1 (Internal constant voltage) Low: Synchronous rectification High: Diode rectification SYNC\* ( Switching operates independently for the ≱120kΩ ₹ SYNC\* corresponding channel. L : Synchronous rectification H: Diode rectification **≸**30kΩ ) GND\_S 36 SEL\_CH8 Channel 8 step-up/step-down switching. VBIAS2 High: Sets step-down Low: Sets step-up SEL\_CH8 ) GND\_P2 (VS2) Channel 8 step-up/step-down switching H (VBIAS2): step-down, L (GND): step-up

Continued from preceding page.

Pin No.	Pin Name	Description	Equivalent Circuit
46	v <sub>CC</sub>	Signal system power supply	Vcc
2 47	VBIAS1 VBIAS2	Power system power supply (Output stage)	VBIAS*
24	GND_S	Signal system GND	GND_S
58 54	GND_P1 (VS1) GND_P2 (VS2)		GND_P*(VS*)
50 63	(NC) (NC)	Use prohibited (Not connected pins)	(NC)

#### Notes

#### (1) Channel 8 step-up/step-down selection function

The channel 8 step-up or step-down converter selection is made by the SEL\_8CH pin connection.

Step-up/step-down is selected by SEL\_CH8, but this selection cannot be switched during use, and is fixed to either step-up or step-down in the design stage. In addition, unlike other channels, channel 8 is not connected internally to a pull-up/pull-down resistor, so an external resistor must be connected instead.

#### (Mode selection using SEL\_CH8)


Selected mode	SEL_CH8 connection	OUT8 resistor connection
Step-down (DOWN converter)	VBIAS2	Connect to VBIAS2 via a resistor (between the PchTr gate and VBIAS2)
Step-up (UP converter)	GND_P2 (VS2)	Connect to GND_P2 (VS2) via a resistor (between the NchTr gate and GND_P2 (VS2))


#### (2) Soft start time setting method


The soft start time is set with the capacitor connected between CSOFT\* and GND\_S.

This IC has an independent soft start function for each channel, so a capacitor must be connected for each channel to set the soft start (time).

(Description of soft start operation)







#### (3) Setting the oscillation frequency

The internal oscillation frequency is set by the resistor connected to the RT pin and the capacitor connected to the CT pin. The waveform generated on CT is a triangular wave with the charging/discharging waveform determined by RT and CT.

$$f_{OSC} = \frac{1}{CT \times RT}$$
 [Hz]

The actual internal oscillation frequency deviates from the calculated value due to overshoot, undershoot and other factors, so the frequency should be confirmed in an actual set.

#### (4) External input CLK function (CLK IN)

Switching operation can be synchronized with external clock input (CLK\_IN) by using the CLK\_IN pin.

• External clock (CLK\_IN) frequency and input level

When using external clock (CLK\_IN) input, input a frequency equal to the internal oscillation frequency +20% or more to CLK\_IN. In addition, the CLK\_IN configuration is shown in the figure "CLK\_IN (input) equivalent circuit (outline)" below.

The 0.8V reference voltage and CLK\_IN are compared to determine the edges, so input a signal of 0.8V or more (V<sub>CC</sub> voltage or less) as the external clock (CLK\_IN).


• External/internal clock switching

Set the CTL pin Low before switching between the external clock and the internal clock.

• Maximum ON duty

The maximum ON duty (Duty\_MAX\*) of channel 1 to channel 4 is the 85% (typ.) setting. When using the external clock (CLK\_IN), the maximum ON duty (Duty\_MAX\*) becomes smaller, so care must be taken for the set output voltage.

(CLK\_IN (input) equivalent circuit (outline))



#### (5) SCP function

#### • Description of operation

When FB1 to FB8 go High due to the load being shorted or other reason, charging to the SCP pin starts, and if output does not recover during the set time Tscp, the protective circuit (SCP) operates. When the protection circuit (SCP) operates, all channel outputs are turned OFF. When not using the protection function (SCP), the SCP pin must be shorted to GND\_S with a line that is as short as possible.

When the SCP function operates and SCP\_OUT goes High, all outputs are latched OFF. This latched state is canceled by setting the CTL pin Low or by turning the power supply off.

• SCP\_OUT


The SCP\_OUT pin functions to notify an external microcontroller or other component of the SCP (short circuit protection) and CTL status. The output configuration is an open drain output, and a pull-up resistor is used. When not used, leave this pin open.


• Switching time

The SCP\_OUT switching time is set by the capacitor connected to the SCP pin.

(SCP charging operation)

(SCP and SCP\_OUT operation)





- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of October, 2008. Specifications and information herein are subject to change without notice.