

11.4 x 9.6 x 4.7mm SMD VCXO





• Frequency range 60MHz to 240MHz

LVPECL Output

- Supply Voltage 3.3 VDC
- Phase jitter 0.2ps typical
- Pull range from ±30ppm to ±150ppm


DESCRIPTION

GPA64 VCXOs are packaged in a 6 pad 11.4 x 9.6mm SMD package. Typical phase jitter for GPA series VCXOs is 0.2 ps. Output is LVPECL. Applications include phase lock loop, SONET/ATM, set-top boxes, MPEG, audio/video modulation, video game consoles and HDTV.

SPECIFICATION

60.0MHz to 240.0MHz
3.3 VDC ±5%
LVPECL
2.5ps typical
4.7ps typical
17.5ps typical
24.5ps typical
0.2ps typical
Tune to the nominal frequency
with $Vc = 1.65 \pm 0.2VDC$
Vdd-1.025V minimum
Vdd-0.880V maximum
Vdd-1.810V minimum
Vdd-1.620V maximum
$(RL=50\Omega \text{ to Vdd-2V})$
From ±30ppm to ±150ppm
1.65 ±0.35 Volts
See table
50Ω into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
(Measured at Vdd-1.3V)
10ms maximum, 5ms typical
75mA maximum at 212.5MHz
80mA maximum at 622.08MHz
2kV maximum
-55° to +150°C
±2ppm per year maximum
See table
Fully compliant or non-compliant

OUTLINE & DIMENSIONS



FREQUENCY STABILITY

Stability Code	Stability ±ppm	Temp. Range
Α	25	0°∼+70°C
В	50	0°∼+70°C
С	100	0°∼+70°C
D	25	-40°~+85°C
E	50	-40°~+85°C
F	100	-40°∼+85°C
If non-standard frequency stability is required		

Use '1' followed by stability, i.e. 120 for ±20ppm

ENABLE/DISABLE FUNCTION

NADLE/DISABLE FUNCTION				
	Tristate Pad Status	Output Status		
	Not connected Below 0.3Vdd (Ref. to ground)	LVPECL and Complimentary LVPECL enabled Both outputs are disabled (high impedance)		
	, ,	Both outputs are enabled		

PART NUMBERING

