XC9223/XC9224 Series

ETR0509_007

1A Driver Transistor Built-In Step-Down DC/DC Converters

GreenOperation-Compatible

GENERAL DESCRIPTION

The XC9223/XC9224 series are synchronous step-down DC/DC converters with a 0.21Ω (TYP.) P-channel driver transistor and a synchronous 0.23Ω (TYP.) N-channel switching transistor built-in. A highly efficient and stable current can be supplied up to 1.0A by reducing ON resistance of the built-in transistor. With a high switching frequency of 1.0MHz or 2.0MHz, a small inductor is selectable; therefore, the XC9223/XC9224 series are ideally suited to applications with height limitation such as HDD or space-saving applications. Current limit value can be chosen either 1.2A (MIN.) when the LIM pin is high level, or 0.6A (MIN.) when the LIM pin is low level for using the power supply which current limit value differs such as USB or AC adapter. With the MODE/SYNC pin, the XC9223/XC9224 series provide mode selection of the fixed PWM control or automatically switching current limit PFM/PWM control. As for preventing unwanted switching noise, the XC9223/XC9224 series can be synchronized with an external clock signal within the range of $\pm 25\%$ toward an internal clock signal via the MODE/SYNC pin. For protection against heat damage of the ICs, the XC9223/XC9224 series build in three protection functions: integral latch protection, thermal shutdown, and short-circuit protection. With the built-in U.V.L.O. (Under Voltage Lock Out) function, the internal P-channel driver transistor is forced OFF when input voltage becomes 1.8V or lower. The XC9223B/XC9224B series' detector function monitors the discretional voltage by external resistors.

APPLICATIONS

HDD

Notebook computers

CD-R / RW. DVD

PDAs, Portable communication modems

Digital cameras, Video recorders

Various general-purpose power supplies

FEATURES

Input Voltage Range : 2.5V ~ 6.0V

Output Voltage Range : 0.9V ~ VIN (set by FB pin)
Oscillation Frequency : 1MHz, 2MHz (±15% accuracy)

Output Current : 1.0A

Maximum Current : 0.6A (MIN.) ~ 0.9A (MAX)

Limit with LIM pin='L'

: 1.2A (MIN.) ~ 2.0A (MAX.)

with LIM pin='H'

Controls : PWM/PFM or PWM by MODE pin

Protection Circuits : Thermal shutdown Integral latch method

Short-circuit protection
: 1ms (TYP.) internally set

Soft-Start Time : 1ms (TYP.) internally set
Voltage Detector : B type (with VD function)

D type (without VD function)

Built-in P-channel :

MOSFET

Built-in Synchronous : 0.23

N-channel MOSFET (No Schottky Barrier Diode Required)


High Efficiency : 95% (V_{IN} =5.0V, V_{OUT} =3.3V)

Synchronized with an External Clock Signal

Ceramic Capacitor Compatible

Packages : MSOP-10, USP-10B, SOP-8 * SOP-8 package is available for the XC9223D type only.

TYPICAL APPLICATION CIRCUIT




(*1) A capacitor of 2200pF \sim 0.1 μ F is recommended to place at the C_{DD} between the AGND pin and the V_N, pin.


Please refer to the page showing INSTRUCTION ON PATTERN LAYOUT for more detail.

TYPICAL PERFORMANCE CHARACTERISTICS

Efficiency vs. Output Current



PIN CONFIGURATION



PIN ASSIGNMENT

PIN NUMBER		DININIANE	FUNCTION		
MSOP-10 *	USP-10B *	SOP-8 **	PIN NAME	FUNCTION	
1	1	1	Vin	Input	
2	2	ı	Vdin	Voltage Detector Input	
3	3	2	Agnd	Analog Ground	
4	4	1	VDOUT	VD Output	
5	5	3	FB	Output Voltage Monitor	
6	6	4	LIM	Over Current Limit Setting	
7	7	5	MODE/SYNC	Mode Switch / External Clock Input	
8	8	6	CE	Chip Enable	
9	9	7	Lx	Output of Internal Power Switch	
10	10	8	PGND	Power Ground	

^{*} For MSOP-10 and USP-10B packages, please short the GND pins (pin #3 and 10)

FUNCTION CHART

1. CE Pin Function

CE PIN	OPERATIONAL STATE						
Н	ON						
L	OFF *1						

^{*1:} Except for a voltage detector block in the XC9224 series.

2. MODE Pin Function

MODE PIN	FUNCTION
Н	PWM Control
L	PWM/PFM Automatic Control


3. LIM Pin Function

LIM PIN	FUNCTION		
Н	Maximum Output Current: 1.0A		
L	Maximum Output Current: 0.4A		

^{**} For SOP-8 package, please short the GND pins (pin# 2 and 8)

PRODUCT CLASSIFICATION

Selection Guide



Ordering Information


XC9223 < The common CE pin in the DC/DC block and the voltage detector block.>

XC9224B < No CE pin in the voltage detector block. (Constant operating of the voltage detector block) >


DESIGNATOR	DESCRIPTION	SYMBOL	DESCRIPTION
	Transistor built-in,	В	: With VD function
	Output voltage freely set (FB voltage), Current Limit: 0.6A/1.2A	D	: Without VD function
	Poforongo Voltago	0	: Fixed reference voltage
	Reference Voltage	8	=0, =8
	DC/DC Oscillation Frequency	1	: 1.0MHz
	DC/DC Oscillation Frequency	2	: 2.0MHz
		А	: MSOP-10
	Package	D	: USP-10B
		S	: SOP-8 (for the XC9223D type)
	Device Orientation	R	: Embossed tape, standard feed
	Device Offentation	L	: Embossed tape, reverse feed

BLOCK DIAGRAM

XC9223B/XC9224B Series



XC9223D Series



ABSOLUTE MAXIMUM RATINGS

Ta=25°C

PARAMETER		SYMBOL	RATINGS	UNITS
VIN Pin Vo	oltage	Vin	- 0.3 ~ 6.5	V
VDIN Pin V	oltage	Vdin	- 0.3 ~ 6.5	V
VDOUT Pin \	/oltage	VDOUT	- 0.3 ~ 6.5	V
VDOUT Pin (Current	IDOUT	10	mA
FB Pin Vo	ltage	VFB	- 0.3 ~ 6.5	V
LIM Pin Voltage		VLIM	- 0.3 ~ 6.5	V
MODE/SYNC Pin Voltage		VMODE/SYNC	- 0.3 ~ 6.5	V
CE Pin Voltage		VCE	- 0.3 ~ 6.5	V
Lx Pin Vo	Lx Pin Voltage		- 0.3 ~ VDD + 0.3	V
Lx Pin Cu	rrent	lLx	2000	mA
	MSOP-10		350 (*1)	
Power Dissipation	USP-10B	Pd	150	mW
	SOP-8		300	
Operating Temper	rature Range	Topr	- 40 ~ + 85	
Storage Tempera	ature Range	Tstg	- 55 ~ +125	

^{*1:} When implemented on a PCB.

ELECTRICAL CHARACTERISTICS

XC9223/XC9224 Series Topr=25

XC9223/XC9224 Series						- 1	opr=25
PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	CIRCUIT
Input Voltage	Vin		2.5	-	6.0	V	-
FB Voltage	VFB		0.784	0.800	0.816	V	
Output Voltage Setting Range	Voutset		0.9	-	VIN	V	
Maximum Output Current 1 (*1)	IOUTMAX1		0.4	-	-	Α	
Maximum Output Current 2 (*1)	IOUTMAX2		1.0	-	-	Α	
U.V.L.O. Voltage	Vuvlo	FB=VFB x 0.9, VIN Voltage which Lx pin voltage holding 'L' level (*8)	1.55	1.80	2.00	V	
Supply Current 1	IDD1	FB=VFB x 0.9, MODE/SYNC=0V		D1-1 (*2)		μA	
Supply Current 2	IDD2	FB=VFB x 1.1 (Oscillation stops), MODE/SYNC=0V		D1-2 (*2)		μΑ	
Stand-by Current	ISTB	CE=0V		D1-6 (*2)		μΑ	
Oscillation Frequency	FOSC	Connected to external components, Iout=10mA		D1-3 (*2)		MHz	
External Clock Signal Synchronized Frequency	SYNCOSC	Connected to external components, louт=10mA, apply an external clock signal to the MODE/SYNC		D1-4 (*2)		MHz	
External Clock Signal Cycle	SYNCDTY		25	-	75	%	
Maximum Duty Cycle	MAXDTY	FB=VFB x 0.9	100	-	-	%	
Minimum Duty Cycle	MINDTY	FB=VFB x 1.1	-	-	0	%	
PFM Switch Current	lрғм	Connected to external components, MODE/SYNC=0V, IouT=10mA	-	200	250	mA	
Efficiency (*3)	EFFI	Connected to external components, VIN=5.0V, VOUT=3.3V, IOUT=200mA	-	95	-	%	
Lx SW 'H' On Resistance (*4)	RLxH	FB=VFB x 0.9, ILx=VIN-0.05V	-	0.21	0.3 (*7)	Ω	
Lx SW 'L' On Resistance	RLxL		-	0.23	0.3 (*7)	Ω	-
Current Limit 1	ILIM1	LIM=0V	0.6	-	0.9	A	
Current Limit 2	ILIM2	LIM=VIN	1.2	-	2.0	Α	
Integral Latch Time (*5)	TLAT	FB=V _{FB} x 0.9, Short Lx by 1Ω resistance		D1-5 (*2)	1	ms	
Short Detect Voltage	Vshort	FB Voltage which Lx becomes 'L' (*8)	0.3	0.4	0.5	V	
Soft-Start Time	Tss	CE=0V VIN, IOUT=1mA	0.5	1.0	2.0	ms	
Thermal Shutdown Temperature	TTSD		-	150	-	°C	-
Hysteresis Width	Thys		1	20	-	°C	-
CE 'H' Voltage	Vсен	FB=VFB x 0.9, Voltage which Lx becomes 'H' after CE voltage changed from 0.4V to 1.2V (*8)	1.2	-	-	V	
CE 'L' Voltage	VCEL	FB=VFB x 0.9, Voltage which Lx becomes 'L' after CE voltage changed from 1.2V to 0.4V (*8)	-	-	0.4	V	
MODE/SYNC 'H' Voltage	VMODE/SYNCH		1.2	-	-	V	
MODE/SYNC 'L' Voltage	VMODE/SYNCL		-	-	0.4	V	
LIM 'H' Voltage	VLIMH		1.2	_	_	V	
LIM 'L' Voltage	VLIML	IOUT=ILIM1 x 1.1, Check LIM voltage which Lx oscillated after CE voltage changed from 1.2V to 0.4V	-	-	0.4	V	
CE 'H' Current	Ісен	VIN=CE=6.0V	-	-	0.1	Α	
CE 'L' Current	ICEL	VIN=6.0V, CE=0V	- 0.1	-	-	μA	
MODE/SYNC 'H' Current	IMODE/SYNCH	VIN=6.0V	-	-	0.1	μA	
MODE/SYNC 'L' Current	IMODE/SYNCL	VIN=6.0V, MODE/SYNC=0V	- 0.1	-	-	μА	
LIM 'H' Current	Ішмн	VIN=LIM=6.0V	-	-	0.1	μA	
LIM 'L' Current	ILIML	VIN=6.0V, LIM=0V	- 0.1	-	-	μА	
FB 'H' Current	Ігвн	VIN=FB=6.0V	-	-	0.1	μA	
FB 'L' Current	IFBL	VIN=6.0V, FB=0V	- 0.1	-	-	μА	
Lx SW 'H' Leak Current	ILeakH	VIN=Lx=6.0V, CE=0V	-	-	1.0	μA	
Lx SW 'L' Leak Current (*6)	ILeakL	VIN=6.0V, Lx=CE=0V	- 3.0	-	-	μΑ	

ELECTRICAL CHARACTERISTICS (Continued)

XC9223/XC9224 Series (Continued), Voltage Detector Block (*9)

Topr=25

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	CIRCUIT
Detect Voltage	VDF	VDIN Voltage which VDOUT becomes 'H' to 'L', Pull-up resistor 200kΩ	0.676	0.712	0.744	V	
Release Voltage	Vdr	VDIN Voltage which VDOUT becomes 'L' to 'H', Pull-up resistor 200kΩ	0.716	0.752	0.784	٧	
Hysteresis Width	VHYS	VHYS=(VDR-VDF) / VDF x 100	-	5	-	%	-
Output Current	IDOUT	VDIN=VDF x 0.9, apply 0.25V to VDOUT	2.5	4.0	-	mA	
Delay Time	Toly	Time until VDOUT becomes 'L' to 'H' after VDIN changed from 0V to 1.0V	0.5	2.0	8.0	ms	
VDIN 'H' Current	IVDINH	VIN=VDIN=6.0V	-	-	0.1	μΑ	
VDIN 'L' Current	IVDINL	VIN=6.0V, VDIN=0V	- 0.1	ı	-	μΑ	
VDOUT 'H' Current	Ivdouth	VIN=VDIN=VDOUT=6.0V	-	-	1.0	μΑ	
VDOUT 'L' Current	IVDOUTL	VIN=VDIN=6.0V, VDOUT=0V	- 1.0	-	-	μΑ	

Test Condition: Unless otherwise stated, VIN=3.6V, CE=VIN, MODE/SYNC=VIN

NOTE

- *1: When the difference between the input and the output is small, some cycles may be skipped completely before current maximizes.


 If current is further pulled from this state, output voltage will decrease because of P-ch driver ON resistance.
- *2: Refer to the chart below.
- *3: EFFI = { (output voltage x output current) / (input voltage x input current) } x 100
- *4: On resistance (Ω)= (VIN- Lx pin measurement voltage) / 100mA
- *5: Time until it short-circuits Lx with GND through 1Ω of resistance from a state of operation and is set to Lx=Low from current limit pulse generating.
- *6: When temperature is high, a current of approximately 100 μ A may leak.
- *7: Designed value.
- *8: Whether the Lx pin is high level or low level is judged at the condition of "H">VIN-0.1V and "L"<0.05V.
- *9: There is no voltage detector function available in the XC9223D series.

Electrical Characteristics Standard Values

No.	PARAMETER	SYMBOL		1MHz			2MHz	
INO.	FARAIVIETER	STWIBOL	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
D1-1	Supply Current 1	IDD1	-	380	700	-	440	800
D1-2	Supply Current 2	IDD2	-	30	60	-	45	80
D1-3	Oscillation Frequency	Fosc	0.85	1.00	1.15	1.7	2.0	2.3
D1-4	External Clock Synchronous Oscillation	SYNCOSC	0.75	1	1.25	1.5	-	2.5
D1-5	Integral Latch Time	TLAT	-	6.0	15.0	-	3.0	15.0

No.	PARAMETER	SYMBOL	XC	9223 SERI	ES	XC	9224 SERI	ES
INO.	No. PARAMETER		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
D1-6	Stand-by Current	ISTB	-	0.1	2.0	-	7.0	15.0

TYPICAL APPLICATION CIRCUIT



(*1) A capacitor of 2200pF \sim 0.1 μ F is recommended to place at the C_{DD} between the AGND pin and the V_{IN} pin. Please refer to the page showing INSTRUCTION ON PATTERN LAYOUT for more detail.

<Output Voltage Setting>

Output voltage can be set by adding external split resistors. Output voltage is determined by the following equation, based on the values of RFB1 and RFB2. The sum of RFB1 and RFB2 should normally be $1M\Omega$ or less. $VOUT = 0.8 \times (RFB1 + RFB2) / RFB2$

The value of CFB, speed-up capacitor for phase compensation, should be $fzfb = 1/(2 \times \pi \times CFB1 \times RFB1)$ which is equal to 20kHz. Adjustments are required from 1kHz to 50kHz depending on the application, value of inductance (L), and value of load capacity (CL).

[Example of calculation]

When RFB1=470k Ω , RFB2=150k Ω ,

Vout1 = 0.8 x (470k + 150k) / 150k = 3.3V

[Typical example]

	Vout (V)	RfB1 (kΩ)	Rfb2 (k Ω)	Сғв (рҒ)	Vout (V)	RfB1 (kΩ)	Rfb2 (kΩ)	Сғв (рҒ)
Ī	1.0	75	300	110	2.5	510	240	15
I	1.2	150	300	51	3.0	330	120	24
	1.5	130	150	62	3.3	470	150	18
	1.8	300	240	27	5.0	430	82	18

^{*} When fzfb = 20kHz

[External components]

1MHz:

L: 4.7 µ H (CDRH4D28C, SUMIDA)

CL: $10 \mu F$ (ceramic) CIN: $10 \mu F$ (ceramic)

2MHz:

L: 2.2 µ H (CDRH4D28, SUMIDA) 2.2 µ H (VLCF4020T-2R2N1R7, TDK)

CL: $10 \mu F$ (ceramic) CIN: $10 \mu F$ (ceramic)

^{*} As for CIN and CL, use output capacitors of 10 µ F or more. (Ceramic capacitor compatible)

^{*} High ESR (Equivalent Series Resistance) that comes by using a tantalum or an electrolytic capacitor causes high ripple voltage. Furthermore, it can cause an unstable operation. Use the IC after you fully confirm with an actual device.

OPERATIONAL EXPLANATION

Each unit of the XC9223/XC9224 series consists of a reference voltage source, a ramp wave circuit, error amplifier, PWM comparator, phase compensation circuit, output voltage adjustment resistors, P-channel MOS driver transistor, N-channel MOS synchronous rectification switching transistor, current limiter circuit, U.V.L.O. circuit and others. The series compares, using the error amplifier, the internal reference voltage to the Vout pin with the voltage feedback via resistors RFB1 and RFB2. Phase compensation is performed on the resulting error amplifier output, to input a signal to the PWM comparator to determine the turn-on time during PWM operation. The PWM comparator compares, in terms of voltage level, the signal from the error amplifier with the ramp wave from the ramp wave circuit, and delivers the resulting output to the buffer driver circuit to cause the Lx pin to output a switching duty cycle. This process is continuously performed to ensure stable output voltage. The current feedback circuit monitors the P-channel MOS driver transistor current for each switching operation, and modulates the error amplifier output signal to provide multiple feedback signals. This enables a stable feedback loop even when a low ESR capacitor, such as a ceramic capacitor, is used, ensuring stable output voltage.

<Reference Voltage Source>

The reference voltage source provides the reference voltage to ensure stable output voltage of the DC/DC converter.

<Ramp Wave Circuit>

The ramp wave circuit determines switching frequency. The frequency is fixed internally and can be selected from 1.0MHz and 2.0MHz. Clock pulses generated in this circuit are used to produce ramp waveforms needed for PWM operation, and to synchronize all the internal circuits.

<Error Amplifier>


The error amplifier is designed to monitor output voltage. The amplifier compares the reference voltage with the feedback voltage divided by the internal resistors (RFB1 and RFB2). When a voltage lower than the reference voltage is fed back, the output voltage of the error amplifier increases. The gain and frequency characteristics of the error amplifier output are fixed internally to deliver an optimized signal to the mixer.

<Current Limit>

The current limiter circuit of the XC9223/XC9224 series monitors the current flowing through the P-channel MOS driver transistor connected to the Lx pin, and features a combination of the constant-current type current limit mode and the operation suspension mode. For the current limit values, please select the values either from 1.2A (MIN.) when the LIM pin is high level or 0.6A (MIN.) when the LIM pin is low level.

- ①When the driver current is greater than a specific level, the constant-current type current limit function operates to turn off the pulses from the Lx pin at any given time.
- [®]When the driver transistor is turned off, the limiter circuit is then released from the current limit detection state.
- 3At the next pulse, the driver transistor is turned on. However, the transistor is immediately turned off in the case of an over current state.
- (4) When the over current state is eliminated, the IC resumes its normal operation.

The IC waits for the over current state to end by repeating the steps ① through ③. If an over current state continues for several msec and the above three steps are repeatedly performed, the IC performs the function of latching the OFF state of the driver transistor, and goes into operation suspension mode. After being put into suspension mode, the IC can resume operation by turning itself off once and then starting it up using the CE pin, or by restoring power to the VIN pin. Integral latch time may be released from a current limit detection state because of the noise. Depending on the state of a substrate, it may result in the case where the latch time may become longer or the operation may not be latched. Please locate an input capacitor as close as possible.



OPERATIONAL EXPLANATION (Continued)

<Thermal Shutdown>

For protection against heat damage of the ICs, thermal shutdown function monitors chip temperature. The thermal shutdown circuit starts operating and the driver transistor will be turned off when the chip's temperature reaches 150°C. When the temperature drops to 130°C or less after shutting of the current flow, the IC performs the soft start function to initiate output startup operation.

<Short-Circuit Protection>

The short-circuit protection circuit monitors FB voltage. In case where output is accidentally shorted to the Ground and when the FB voltage decreases less than half of the FB voltage, the short-circuit protection operates to turn off and to latch the driver transistor. In latch mode, the operation can be resumed by either turning the IC off and on via the CE pin, or by restoring power supply to the VIN pin.

<Voltage Detector>

The detector block of the XC9223/9224 series detects a signal inputted from the VDIN pin by the VDOUT pin (N-ch open-drain).


<U.V.L.O. Circuit>

When the VIN pin voltage becomes 1.8V (TYP.) or lower, the driver transistor is forced OFF to prevent false pulse output caused by unstable operation of the internal circuitry. When the VIN pin voltage becomes 2.0V (TYP.) or higher, switching operation takes place. By releasing the U.V.L.O. function, the IC performs the soft-start function to initiate output startup operation. The U.V.L.O. function operates even when the VIN pin voltage falls below the U.V.L.O. operating voltage for tens of ns.

<MODE/SYNC>

A MODE/SYNC pin has two functions, a MODE switch and an input of external clock signal. The MODE/SYNC pin operates as the PWM mode when applying high level of direct current and the PFM/PWM automatic switching mode by applying low level of direct current, which is the same function as the normal MODE pin. By applying the external clock signal ($\pm 25\%$ of the internal clock signal, ON duty 25% to 75%), the MODE/SYNC pin switches to the internal clock signal. Also the circuit will synchronize with the falling edge of external clock signal. While synchronizing with the external clock signal, the MODE/SYNC pin becomes the PWM mode automatically. If the MODE/SYNC pin holds high or low level of the external clock signal for several μ s, the MODE/SYNC pin stops synchronizing with the external clock and switches to the internal clock operation. (Refer to the chart below.)

· External Clock Synchronization Function



^{*} When an input of MODE/SYNC is changed from "L" voltage into a clock signal of 1.2MHz and 50% duty.

OPERATIONAL EXPLANATION (Continued)

<PFM Switch Current>

In PFM control operation, until coil current reaches to a specified level (IPFM), the IC keeps the P-ch MOSFET on. In this case, time that the P-ch MOSFET is kept on (TON) can be given by the following formula.


**TON= L x IPFM (VIN - VOUT)*


IPFM

<Maximum IPFM Limit>

In PFM control operation, the maximum duty cycle (MAXPFM) is set to 50% (TYP.). Therefore, under the condition that the duty increases (e.g. the condition that the step-down ratio is small), it's possible for P-ch MOSFET to be turned off even when coil current doesn't reach to IPFM.

IPFM





NOTES ON USE

- 1. The XC9223/XC9224 series is designed for use with ceramic output capacitors. If, however, the potential difference between dropout voltage, a ceramic capacitor may fail to absorb the resulting high switching energy and oscillation could occur on the output. In this case, use a larger capacitor etc. to compensate for insufficient capacitance.
- Spike noise and ripple voltage arise in a switching regulator as with a DC/DC converter. These are greatly influenced by
 external component selection, such as the coil inductance, capacitance values, and board layout of external components.
 Once the design has been completed, verification with actual components should be done.
- 3. In PWM control, very narrow pulses will be outputted, and there is the possibility that some cycles may be skipped completely. This may happens while synchronizing with an external clock.
- 4. When the difference between VIN and VOUT is small, and the load current is heavy, very wide pulses will be outputted and there is the possibility that some cycles may be skipped completely.
- 5. With the IC, the peak current of the coil is controlled by the current limit circuit. Since the peak current increases when dropout voltage or load current is high, current limit starts operating, and this can lead to instability. When peak current becomes high, please adjust the coil inductance value and fully check the circuit operation. In addition, please calculate the peak current according to the following formula:

Ipk = (VIN - VOUT) x OnDuty / (2 x L x FOSC) + IDOUT

L: Coil Inductance Value

FOSC: Oscillation Frequency

- 6. When the peak current, which exceeds limit current, flows within the specified time, the built-in P-ch driver transistor is turned off (an integral latch circuit). During the time until it detects limit current and before the built-in transistor can be turned off, the current for limit current flows; therefore, care must be taken when selecting the rating for the coil.
- 7. The voltage drops because of ON resistance of a driver transistor or in-series resistance of a coil. For this, the current limit may not be attained to the limit current value, when input voltage is low.
- 8. Malfunction may occur in the U.V.L.O. circuit because of the noise when pulling current at the minimum operation voltage.
- 9. This IC and the external components should be used within the stated absolute maximum ratings in order to prevent damage to the device.
- 10. Depending on the state of the PC Board, latch time may become longer and latch operation may not work. The board should be laid out so that capacitors are placed as close to the chip as possible.
- 11. In heavy load, the noise of DC/DC may influence and the delay time of the voltage detector may be prolonged.
- 12. Output voltage may become unstable when synchronizing high internal frequency with the external clock. In such a case, please use a larger output capacitor etc. to compensate for insufficient capacitance.
- 13. When a voltage lower than minimum operating voltage is applied, the output voltage may fall before reaching the over current limit.
- 14. When the IC is used in high temperature, output voltage may increase up to input voltage level at light load (less than 100 μA) because of the leak current of the driver transistor.
- 15. The current limit is set to LIM=H: 2000mA (MAX.). However, the current of 2000mA or more may flow. In case that the current limit functions while the VouT pin is shorted to the GND pin, when P-ch MOSFET is ON, the potential difference for input voltage will occur at both ends of a coil. For this, the time rate of coil current becomes large. By contrast, when N-ch MOSFET is ON, there is almost no potential difference at both ends of the coil since the VouT pin is shorted to the GND pin. Consequently, the time rate of coil current becomes quite small. According to the repetition of this operation, and the delay time of the circuit, coil current will be converged on a certain current value, exceeding the amount of current, which is supposed to be limited originally. The short protection does not operate during the soft-start time. The short protection starts to operate and the circuit will be disabled after the soft-start time. Current larger than over current limit may flow because of a delay time of the IC when step-down ratio is large. A coil should be used within the stated absolute maximum rating in order to prevent damage to the device.


Current flows into P-ch MOSFET to reach the current limit (ILIM).

The current of ILIM (2000mA, MAX.) or more flows since the delay time of the circuit occurs during from the detection of the current limit to OFF of P-ch MOSFET.

Because of no potential difference at both ends of the coil, the time rate of coil current becomes quite small.

Lx oscillates very narrow pulses by the current limit for several msec.


The short protection operates, stopping its operation.



INSTRUCTION ON PATTERN LAYOUT

- 1. In order to stabilize Vin's voltage level, we recommend that a by-pass capacitor (Cin) be connected as close as possible to the Vin & Vss pins.
- 2. Please mount each external component, especially Cln, as close to the IC as possible.
- 3. Wire external components as close to the IC as possible and use thick, short connecting traces to reduce the circuit impedance.
- 4. Make sure that the PCB GND traces are as thick as possible, as variations in ground potential caused by high ground currents at the time of switching may result in instability of the IC.
- 5. Unstable operation may occur at the heavy load because of a spike noise. $2200pF \sim 0.1 \mu F$ of a capacitor, CDD, is recommended to use between the AGND pin and the VIN pin for reducing noise.

· TOP VIEW






Jumper Chip

R

Ceramic Capaticor

· BOTTOM VIEW




AGND

TEST CIRCUITS

Circuit Circuit Waveform Measurement Point VIN LX CE CE MODE/ MODE/ FΒ FΒ SYNC 1uF SYNC ILIM ILIM **VDOUT VDIN** VDOUT **VDIN**

Circuit



PGND

AGND


* External Components

L (1MHz) : $\dot{4.7}\,\mu$ H (CDRH4D28C, SUMIDA) L (2MHz) : 2.2 μ H (VLCF4020T-2R2N1R7, TDK)

CIN : $10 \,\mu$ F (ceramic) CL : $10 \,\mu$ F (ceramic) RFB1 : $130 k \,\Omega$ RFB2 : $150 k \,\Omega$ CFB : 62 pF (ceramic)

PGNE

Circuit




* External Components

L (1MHz) : $\dot{4}.7\,\mu$ H (CDRH4D28C, SUMIDA) L (2MHz) : $2.2\,\mu$ H (VLCF4020T-2R2N1R7, TDK)


CIN : 10μ F (ceramic) CL : 10μ F (ceramic) RFB1 : 130k Ω RFB2 : 150k Ω CFB : 62pF (ceramic)

TEST CIRCUITS (Continued)


Circuit



Circuit





Circuit




TYPICAL PERFORMANCE CHARACTERISTICS

(1) Efficiency vs. Output Current







XC9223B081Ax




XC9223B082Ax



(2) Output Voltage vs. Output Current





10


Output Current: IOUT (mA)


100

1000

XC9223B082Ax


(2) Output Voltage vs. Output Current (Continued)






(3) Oscillation Frequency vs. Ambient Temperature

XC9223/XC9224 Series




(4) U.V.L.O. Voltage vs. Ambient Temperature






(5) Supply Current 2 vs. Input Voltage

XC9223/XC9224 Series (1MHz)




XC9223/XC9224 Series (2MHz)




(6) Soft Start Time

XC9223/XC9224 Series




XC9223/XC9224 Series



 $500 \, \mu \, s \, / \, div$

(7) FB Voltage vs. Supply Voltage


XC9223/XC9224 Series




(8) Load Transient Response

XC9223B081Ax <1MHz>


VIN=5.0V, VOUT=3.3V, MODE/SYNC=VIN (PWM control) L=4.7 μ H (CDRH4D28C), CIN=10 μ F (ceramic), CL=10 μ F (ceramic), Topr=25°C




 $50 \mu s / div$



 $500 \,\mu\,s$ / div




 $50 \,\mu\,s$ / div




 $500 \,\mu\,s$ / div

VIN=5.0V, VOUT=3.3V, MODE/SYNC=0V (PWM/PFM automatic switching control) L=4.7 μ H (CDRH4D28C), CIN=10 μ F (ceramic), CL=10 μ F (ceramic), Topr=25°C



 $50 \,\mu\,s$ / div





 $500 \,\mu\,s$ / div


(8) Load Transient Response (Continued)


XC9223B081Ax <1MHz> (Continued)

VIN=5.0V, VOUT=1.5V, MODE/SYNC=VIN (PWM control) L=4.7 μ H (CDRH4D28C), CIN=10 μ F (ceramic), CL=10 μ F (ceramic), Topr=25°C











VIN=5.0V, VOUT=1.5V, MODE/SYNC=0V (PWM/PFM automatic switching control) L=4.7 μ H (CDRH4D28C), CIN=10 μ F (ceramic), CL=10 μ F (ceramic), Topr=25°C







(8) Load Transient Response (Continued)

XC9223B082Ax <2MHz>


VIN=5.0V, VOUT=3.3V, MODE/SYNC=VIN (PWM control) L=2.2 μ H (CDRH4D28), CIN=10 μ F (ceramic), CL=10 μ F (ceramic), Topr=25°C




 $50 \, \mu \, s \, / \, div$




 $500 \,\mu\,s$ / div




 $50 \, \mu \, s \, / \, div$



VIN=5.0V, VOUT=3.3V, MODE/SYNC=0V (PWM/PFM automatic switching control) L=2.2 μ H (CDRH4D28C), CIN=10 μ F (ceramic), CL=10 μ F (ceramic), Topr=25°C






 $500 \mu s / div$


(8) Load Transient Response (Continued)

XC9223B082Ax <2MHz> (Continued)


VIN=5.0V, VOUT=1.5V, MODE/SYNC=VIN (PWM control) L=2.2 μ H (CDRH4D28), CIN=10 μ F (ceramic), CL=10 μ F (ceramic), Topr=25°C




 $50 \mu s / div$




 $200 \,\mu\,s$ / div






 $200 \,\mu\,s$ / div

VIN=5.0V, VOUT=1.5V, MODE/SYNC=0V (PWM/PFM automatic switching control) L=2.2 μ H (CDRH4D28C), CIN=10 μ F (ceramic), CL=10 μ F (ceramic), Topr=25°C




 $50 \,\mu\,s$ / div




 $200 \,\mu\,s$ / div


PACKAGE INFORMATION

MSOP-10













USP-10B






SOP-8









PACKAGING INFORMATION (Continued)

USP-10B Recommended Pattern Layout




USP-10B Recommended Metal Mask Design



MARKING RULE

MSOP-10



Represents products series

MARK	PRODUCT SERIES
0	XC9223xxxxAx
А	XC9224xxxxAx

Represents type of DC/DC converters

MARK	PRODUCT SERIES
В	XC9223/9224BxxxAx

Represents reference voltage

MARK		PRODUCT SERIES	
		FRODUCT SERIES	
0	8	XC9223/9224x08xAx	

Represents oscillation frequency

MARK	OSCILLATION FREQUENCY	PRODUCT SERIES
1	1.0MHz	XC9223/9224xxx1Ax
2	2.0MHz	XC9223/9224xxx2Ax

Represents production lot number

01 to 09, 0A to 0Z, 10 to 19, 1A~ in order. $\,$ (G, I, J, O, Q, W excepted)

Note: No character inversion used.

ex.)

<i>5</i>)				
MARKING		PRODUCTION		
		LOT NUMBER		
0	3	03		
1	Α	1A		

- The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this catalog is up to date.
- 2. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this catalog.
- 3. Please ensure suitable shipping controls (including fail-safe designs and aging protection) are in force for equipment employing products listed in this catalog.
- 4. The products in this catalog are not developed, designed, or approved for use with such equipment whose failure of malfunction can be reasonably expected to directly endanger the life of, or cause significant injury to, the user.
 - (e.g. Atomic energy; aerospace; transport; combustion and associated safety equipment thereof.)
- Please use the products listed in this catalog within the specified ranges.
 Should you wish to use the products under conditions exceeding the specifications, please consult us or our representatives.
- 6. We assume no responsibility for damage or loss due to abnormal use.
- 7. All rights reserved. No part of this catalog may be copied or reproduced without the prior permission of Torex Semiconductor Ltd.

TOREX SEMICONDUCTOR LTD.