32-bit Microcontroller

CMOS

FR60 MB91350A Series

MB91F355A/F353A/F356B/F357B/355A/354A/ MB91353A/352A/351A/V350A

DESCRIPTION

The FR family* is a series of standard single-chip microcontrollers that feature a variety of built-in I/O resources and bus control functions, and that employ a high-performance 32-bit RISC CPU for embedded control applications that demand powerful and fast CPU processing capabilities.

This product is one of the FR60 family based on the FR30/40 family CPU with enhanced bus access. The FR60 family is a line of single-chip oriented microcontrollers that incorporate a wealth of peripheral resources.

The FR60 family is optimized for embedded control applications that require high CPU processing power, such as DVD players, navigation equipment, high performance fax machines, and printer controllers.

*: FR, the abbreviation of FUJITSU RISC controller, is a line of products of FUJITSU Limited.

■ FEATURES

1. FR CPU

- 32-bit RISC, load/store architecture with a five-stage pipeline
- Maximum operating frequency : 50 MHz (using the PLL at an oscillation frequency of 12.5 MHz)
- 16-bit fixed length instructions (basic instructions), 1 instruction per cycle
- Instruction set optimized for embedded applications : Memory-to-memory transfer, bit manipulation, barrel shift etc.
- Instructions adapted for high-level languages : Function entry/exit instructions, multiple-register load/store instructions
- Register interlock functions : Facilitate coding in assemblers

(Continued)

Be sure to refer to the "Check Sheet" for the latest cautions on development.

"Check Sheet" is seen at the following support page

URL : http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.



- On-chip multiplier supported at the instruction level. Signed 32-bit multiplication : 5 cycles
 Signed 16-bit multiplication : 3 cycles
- Interrupt (PC, PS save) : 6 cycles, 16 priority levels
- · Harvard architecture allowing program access and data access to be executed simultaneously
- · Instructions compatible with the FR family

2. Bus interface

- Maximum operating frequency : 25 MHz
- 24-bit address full output (16 Mbyte address space) capability (21-bit address full output (2 Mbyte address space) capability : MB91F353A/353A/352A/351A)
- 8,16-bit data output
- Built-in prefetch buffer
- Unused data and address pins can be used as general I/O ports.
- · Able to output chip-select for 4 completely independent areas that can be configured in units of 64 Kbytes
- Support for various memory interfaces : SRAM, ROM/Flash

page mode Flash ROM, page mode ROM interface

- Basic bus cycle : 2 cycles
- Programmable automatic wait cycle generator capable of inserting wait cycles for each area
- RDY input for external wait cycles
- DMA support of fly-by transfer capable of wait control for independent I/O (The MB91F353A/353A/352A/351A does not support fly-by transfer.)

D-bus memory	MB91V350A	MB91F353A MB91F355A MB91F357B	MB91F356B	MB91353A MB91355A	MB91352A MB91354A	MB91351A
ROM	No	512 Kbytes	256 Kbytes	512 Kbytes	384 Kbytes	384 Kbytes
RAM (Stack)	16 Kbytes	16 Kbytes	16 Kbytes	16 Kbytes	8 Kbytes	16 Kbytes
RAM (Execute instruction)	16 Kbytes	8 Kbytes	8 Kbytes	8 Kbytes	8 Kbytes	8 Kbytes

3. Built-in memory

4. DMAC (DMA Controller)

- Capable of simultaneous operation of up to 5 channels (external \rightarrow external : 3 channels)
- 3 transfer sources (external pin, internal peripheral or software) : Activation sources are software-selectable (transfer can be activated by UART0/1/2).
- Addressing using 32-bit full addressing mode (increment, decrement, fixed)
- Transfer modes (demand transfer, burst transfer, step transfer, block transfer)
- Fly-by transfer support (between external I/O and memory)
- Selectable transfer data size : 8, 16, or 32-bit
- Multi-byte transfer capability (selected by software)
- DMAC descriptor in IO areas (200^H to 240^H, 1000^H to 1024^H) (The MB91F353A/353A/352A/351A does not have an external interface.) External pin transfer is not supported. Demand transfer and fly-by transfer cannot be used.

5. Bit search module (for REALOS)

• Search a single word starting from the MSB for the position of the first bit changed from 1 to 0.

6. Various timers

- 4 channels of 16-bit reload timer (including 1 channel for REALOS) : Internal clock frequency divider selectable from 2/8/32 (division by 64/128 selectable only for ch.3)
- 16-bit free-run timer : 1 channel
 Output compare : 8 channels (MB91F353A/353A/352A/351A : 2 channels)
 Input capture : 4 channels
- 16-bit PPG timer : 6 channels (MB91F353A/353A/352A/351A : 3 channels)

7. UART

- UART full duplex double buffer : 5 channels (MB91F353A/353A/352A/351A : 4 channels)
- Selectable parity on/off
- Asynchronous (start-stop synchronized) or CLK-synchronous communications selectable
- Built-in dedicated baud rate timer
- External clock can be used as transfer clock
- Assorted error detection functions (for parity, frame, and overrun errors)
- Support for 115 kbps

8. SIO

- 8-bit data serial transfer : 3 channels (MB91F353A/353A/352A/351A : 2 channels)
- · Shift clock selectable from among three internal and one external
- Shift direction selectable (transfer from LSB or MSB)

9. Interrupt controller

- Total number of external interrupts : 17 (MB91F353A/353A/352A/351A : 9)
- (One non-maskable interrupt pin and 16/8 ordinary interrupt pins that can be used for wakeup in stop mode.)
- · Interrupts from internal peripherals
- Programmable priorities (16 levels) for all interrupts except the non-maskable interrupt

10. D/A converter

• 8-bit resolution : 3 channels (MB91F353A/353A/352A/351A : 2 channels)

11. A/D converter

- 10-bit resolution : 12 channels (MB91F353A/353A/352A/351A : 8 channels)
- Serial/parallel conversion type Conversion time : 1.48 μs
- Conversion mode (one shot conversion mode, continuous conversion mode)
- Activation source (software, external trigger, peripheral interrupt)

12. Other interval timer/counter

- 8/16-bit up/down counter
 - The MB91F353A/353A/352A/351A supports only an 8-bit up/down counter.
- 16-bit timer (U-TIMER) : 5 channels (MB91F353A/353A/352A/351A : 4 channels)
- · Watch dog timer

13. I²C bus interface* (supports 400 kbps)

- 1 channel master/slave transmission and reception
- · Arbitration and clock synchronization functions

14. I/O ports

• 3 V I/O ports


(5 V input is supported for those ports that are also used for external interrupts (16 ports, MB91F353A/353A/352A/351A : 8 ports).


• Up to 126 ports (MB91F353A/353A/352A/351A : Up to 84 ports)

(Continued)

15. Other features

- Internal oscillator circuit as clock source, and PLL multiplication can be selected
- INIT pin provided as a reset pin (the oscillation stabilization wait time when the INIT pin is reset is clock cycle × 2.)
- Watch dog timer reset and software reset are also provided.
- Support for stop and sleep modes for low power consumption, capable of saving power by operating the CPU at 32 kHz.
- Gear function
- Built-in time base timer
- Package : MB91F355A/F356B/355A/354A/F357B : LQFP-176 (lead pitch 0.50 mm) MB91F353A/353A/352A/351A : LQFP-120 (lead pitch 0.50 mm)
- CMOS technology(0.35 μm)
- Power supply voltage : 3.3 V \pm 0.3 V
 - 2.7 V to 3.6 V (MB91F356B/F357B only)
- * : Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Philips.





■ PIN DESCRIPTION

Pin no.			I/O	Function	
LQFP*1	LQFP*2	Pin name	circuit type* ³	Function	
1 to 8	1 to 8	D16 to D23	С	Bit 16 to bit 23 of the external data bus. Valid only in external bus mode.	
		P20 to P27		Can be used as ports while in external bus 8-bit mode.	
9 to 16	9 to 16	D24 to D31	С	Bit 24 to bit 31 of the external data bus. Valid only in external bus mode.	
		P30 to P37		Can be used as ports while in single-chip mode.	
19 to 26	17, 20 to 26	A00 to A07	С	Bit 0 to bit 7 of the external address bus. Valid only in external bus mode.	
		P40 to P47		Can be used as ports while in single-chip mode.	
27 to 34	27 to 34	A08 to A15	С	Bit 8 to bit 15 of the external address bus. Valid only in external bus mode.	
		P50 to P57		Can be used as ports while in single-chip mode.	
37 to 41	35 to 39	A16 to A20	С	Bit 16 to bit 20 of the external address bus. Valid only in external bus mode.	
57 10 41	35 10 39	P60 to P64		Can be used as ports while in single-chip mode or when the external address bus is not used.	
42 to 44		A21 to A23	0	Bit 21 to bit 23 of the external address bus. Valid only in external bus mode.	
42 10 44		P65 to P67	С	Can be used as ports while in single-chip mode or when the external address bus is not used.	
47, 48	106,105	DA0, DA1		D/A converter output pins	
49	—	DA2		D/A converter output pin	
50 to 57	113 to 120	AN0 to AN7	G	Analog input pins	
58 to 61		AN8 to AN11	G	Analog input pins	
		TOT0 to TOT3		Reload timer output ports. This pin is valid when timer output is enabled.	
67 to 70	67 to 70 —	PP0 to PP3	D	General-purpose I/O ports. This pin is valid when the timer output function is disabled.	
		OC0		Output compare output pin	
71	97	PO0	D	General-purpose I/O port. This pin can be used as a port when the output compare output is not used.	

Pin	Pin no.		I/O	
LQFP*1	LQFP*2	Pin name	circuit type* ³	Function
		OC1		Output compare output pin
72		PO1	D	General-purpose I/O port. This pin can be used as a port when the output compare output is not used.
		OC2		Output compare output pin
73	98	PO2	D	General-purpose I/O port. This pin can be used as a port when the output compare output is not used.
		OC3 to OC7		Output compare output pins
74 to 78	—	PO3 to PO7	D	General-purpose I/O ports. These pins can be used as ports when the output compare outputs are not used.
		PPG0		PPG timer output pin
81	70	PN0	D	General-purpose I/O port. This pin can be used as a port when the PPG timer output is not used.
		PPG1	D	PPG timer output pin
82	—	PN1		General-purpose I/O port. This pin can be used as a port when the PPG timer output is not used.
		PPG2		PPG timer output pin
83	71	PN2	D	General-purpose I/O port. This pin can be used as a port when the PPG timer output is not used.
		PPG3		PPG timer output pin
84	—	PN3	D	General-purpose I/O port. This pin can be used as a port when the PPG timer output is not used.
		PPG4		PPG timer output pin
85	72	PN4	D	General-purpose I/O port. This pin can be used as a port when the PPG timer output is not used.
		PPG5		PPG timer output pin
86	—	PN5	D	General-purpose I/O port. This pin can be used as a port when the PPG timer output is not used.

Pin	Pin no.		I/O	E un d'un	
LQFP*1	LQFP*2	Pin name	circuit type* ³	Function	
		SI6		Data input for serial I/O6. Since this input is always used when serial I/O6 input is operating, output using the port must be stopped beforehand unless this operation is the intended operation.	
87	73	AINO	D	Input for the up/down counter. Since this input is always used when input is enabled, output using the port must be stopped beforehand unless this operation is the intended operation.	
		TRG0		External trigger input for PPG timer 0. Since this input is always used when input is enabled, output using the port must be stopped beforehand unless this operation is the intended operation.	
		PM0		General-purpose I/O port. This pin can be used as a port when serial I/O, up/down counter, and PPG timer output are not used.	
		SO6		Data output from serial I/O6. This function is valid when data output from serial I/O6 is enabled.	
88	74	BINO	D	Input for the up/down counter. Since this input is always used when input is enabled, output using the port must be stopped beforehand unless this operation is the intended operation.	
00	74	TRG1		External trigger input for PPG timer 1. Since this input is always used when input is enabled, output using the port must be stopped beforehand unless this operation is the intended operation.	
		PM1		General-purpose I/O port. This pin can be used as a port when serial I/O, up/down counter, and PPG timer output are not used.	
		SCK6		Clock I/O for serial I/O 6. This function is valid when clock output from serial I/O6 is enabled or when an external shift clock input is used.	
89 7	75	ZINO	D	Input for the up/down counter. Since this input is always used when input is enabled, output using the port must be stopped beforehand unless this operation is the intended operation.	
	75	TRG2		External trigger input for PPG timer 2. Since this input is always used when input is enabled, output using the port must be stopped beforehand unless this operation is the intended operation.	
		PM2	General-purpose I/O port. This pin can be used as a port when serial I/O, up/down counter, and PPG timer output are not used.		

Pin	Pin no.		I/O		
LQFP*1	LQFP*2	Pin name	circuit type* ³	Function	
		SI7		Data input for serial I/O7. Since this input is always used when serial I/O7 input is operating, output using the port must be stopped beforehand unless this operation is the intended operation.	
90	78	AIN1*4	D	Input for the up/down counter. Since this input is always used when input is enabled, output using the port must be stopped beforehand unless this operation is the intended operation.	
		TRG3		External trigger input for PPG timer 3. Since this input is always used when input is enabled, output using the port must be stopped beforehand unless this operation is the intended operation.	
		PM3		General-purpose I/O port. This pin can be used as a port when serial I/O, up/down counter, and PPG timer output are not used.	
		S07		Data output from serial I/O7. This function is valid when data output from serial I/O7 is enabled.	
91	79	BIN1*4	D	Input for the up/down counter. Since this input is always used when input is enabled, output using the port must be stopped beforehand unless this operation is the intended operation.	
91	79	TRG4		External trigger input for PPG timer 4. Since this input is always used when input is enabled, output using the port must be stopped beforehand unless this operation is the intended operation.	
		PM4		General-purpose I/O port. This pin can be used as a port when serial I/O, up/down counter, and PPG timer output are not used.	
		SCK7		Clock I/O for serial I/O7. This function is valid when clock output from serial I/O7 is enabled or when an external shift clock input is used.	
92	80	ZIN1*4	D	Input for the up/down counter. Since this input is always used when input is enabled, output using the port must be stopped beforehand unless this operation is the intended operation.	
		TRG5*4		External trigger input for PPG timer 5. Since this input is always used when input is enabled, output using the port must be stopped beforehand unless this operation is the intended operation.	
		PM5		General-purpose I/O port. This pin can be used as a port when serial I/O, up/down counter, and PPG timer output are not used. (Continued)	

Pin no.			I/O			
LQFP*1	LQFP*2	Pin name	circuit type* ³	Function		
94	42	SDA	F	DATA I/O pin for the I ² C bus. This pin is valid when standard mode I ² C operation is enabled. Output using the port must be stopped beforehand unless this operation is intended (open drain output).		
		PL0		General-purpose I/O port. This pin can be used as a port when I ² C operation is disabled (open drain output).		
95	41	SCL	F	Clock I/O pin for the I ² C bus. This pin is valid when standard mode I ² C operation is enabled. Output using the port must be stopped beforehand unless this operation is intended (open drain output).		
		PL1		General-purpose I/O port. This pin can be used as a port when I ² C operation is disabled (open drain output).		
98 to 103	81 to 86	INT0 to INT5	E	External interrupt inputs. Since these inputs are always used when the corresponding external interrupts are enabled, output using the ports must be stopped beforehand unless this operation is the intended operation.		
		PK0 to PK5		General-purpose I/O ports		
		INT6	E	External interrupt input. Since this input is always used when the corresponding external interrupt is enabled, output using the port must be stopped beforehand unless this operation is the intended operation.		
104	104 87	FRCK		External clock input pin for the free-run timer. Since this input is always used when it is selected as the external clock input for the free-run timer, output using the port must be stopped beforehand unless this operation is the intended operation.		
		PK6	-	General-purpose I/O port		
		INT7	E	External interrupt input. Since this input is always used when the corresponding external interrupt is enabled, output using the port must be stopped beforehand unless this operation is the intended operation.		
105	88	ATG		External trigger for the A/D converter. Since this input is always used when it is selected as the A/D activation source, output using the port must be stopped beforehand unless this operation is the intended operation.		
		PK7		General-purpose I/O port		
				(Continued)		

Pin no.		Diama	I/O	Function		
LQFP*1	LQFP*2	Pin name	circuit type* ³	Function		
106 to 113		INT8 to INT15	E	External interrupt inputs. Since these inputs are always used when the corresponding external interrupts are enabled, output using the ports must be stopped beforehand unless this operation is the intended operation.		
		PJ0 to PJ7		General-purpose I/O ports		
116	89	SIO	D	Data input for UART0. Since this input is always used when UART0 input is operat- ing, output using the port must be stopped beforehand unless this operation is the intended operation.		
		PI0		General-purpose I/O port		
117	90	SO0	D	Data output from UART0. This function is valid when UART0 data output is enabled.		
117	90	PI1	D	General-purpose I/O port. This function is valid when UART0 data output is disabled.		
118	91	SCK0	D	Clock I/O for UART0. This function is valid when UART0 clock output is enabled or when an external clock input is used.		
110	91	PI2		General-purpose I/O port. This function is valid when UART0 clock output is disabled or when an external clock input is not used.		
119	92	SI1	D	Data input for UART1. Since this input is always used when UART1 input is operating, output using the port must be stopped beforehand unless this operation is the intended operation.		
		PI3		General-purpose I/O port		
120	93	SO1	D	Data output from UART1. This function is valid when UART1 data output is enabled.		
120	30	PI4	D	General-purpose I/O port. This function is valid when UART1 data output is disabled.		
121	94	SCK1	D	Clock I/O for UART1. This function is valid when UART1 clock output is enabled or when an external clock input is used.		
	<i>3</i> 14	PI5	U	General-purpose I/O port. This function is valid when UART1 clock output is disabled or when an external clock input is not used.		
122	99	SI2	D	Data input for UART2. Since this input is always used when UART2 input is operating, output using the port must be stopped beforehand unless this operation is the intended operation.		
		PH0		General-purpose I/O port		

Pin	no.		I/O	
LQFP*1	LQFP*2	Pin name	circuit type* ³	Function
		SO2		Data output from UART2. This function is valid when UART2 data output is enabled.
123	100	PH1	D	General-purpose I/O port. This function is valid when UART2 data output is disabled or when an external shift clock input is used.
124	101	SCK2		Clock I/O for UART2. This function is valid when UART2 clock output is enabled or when an external clock input is used.
124	101	PH2	- D	General-purpose I/O port. This function is valid when UART2 clock output is disabled or when an external clock input is not used.
125	102	SI3	D	Data input for UART3. Since this input is always used when UART3 input is operat- ing, output using the port must be stopped beforehand unless this operation is the intended operation.
		PH3		General-purpose I/O port
126	103	SO3	D	Data output from UART3. This function is valid when UART3 data output is enabled.
120	103	PH4		General-purpose I/O port. This function is valid when UART3 data output is disabled.
127	104	SCK3	_	Clock I/O for UART3. This function is valid when UART3 clock output is enabled or when an external clock input is used.
127	104	PH5	- D	General-purpose I/O port. This function is valid when UART3 clock output is disabled or when an external clock input is not used.
128		SI4	D	Data input for UART4. Since this input is always used when UART4 input is operat- ing, output using the port must be stopped beforehand unless this operation is the intended operation.
		PG0]	General-purpose I/O port
120	_	SO4	- D	Data output from UART4. This function is valid when serial I/O4 data output is enabled.
123	129 — -	PG1		General-purpose I/O port. This function is valid when serial I/O4 data output is disabled. (Continued)

Pin no.			I/O	
LQFP*1	LQFP*2		circuit type* ³	Function
130		SCK4	D	Clock I/O for UART4. This function is valid when serial I/O4 clock output is enabled or when an external clock input is used.
130	_	PG2	U	General-purpose I/O port. This function is valid when serial I/O4 clock output is disabled or when an external clock input is not used.
131	_	SI5	D	Data input for serial I/O5. Since this input is always used when serial I/O5 input is operating, output using the port must be stopped beforehand unless this operation is the intended operation.
		PG3		General-purpose I/O port
132		SO5	D	Data output from serial I/O5. This function is valid when serial I/O5 data output is enabled.
152		PG4	D	General-purpose I/O port. This function is valid when serial I/O5 data output is disabled.
133		SCK5	D	Clock I/O for serial I/O5. This function is valid when serial I/O5 clock output is enabled or when an external shift clock input is used.
133	_	PG5	D	General-purpose I/O port. This function is valid when serial I/O5 clock output is disabled or when an external clock input is not used.
134	51	NMI	Н	NMI (non-maskable interrupt) input
135	61	X1A	В	Clock (oscillation) output (sub clock)
137	60	X0A	В	Clock (oscillation) input (sub clock)
138 to 140	52 to 54	MD2 to MD0	H	Mode pins 2 to 0. These pins set the basic operating mode. Connect the pins to Vcc or Vss. Input circuit type : The production version (MASK ROM version) is the "H" type. The Flash ROM version is the "J" type.
141	58	X0	А	Clock (oscillation) input (main clock)
143	57	X1	А	Clock (oscillation) output (main clock)
144	55	INIT		External reset input
147		DREQ2	с	DMA external transfer request input. Since this input is always used when it is selected as the DMA activation source, output using the port must be stopped beforehand unless this operation is the intended operation.
		PC0		General-purpose I/O port

Pin no.			I/O	
LQFP*1	LQFP*2	Pin name	circuit type* ³	Function
148		DACK2	с	DMA external transfer request acceptance output. This function is valid when DMA transfer request acceptance output is enabled.
140		PC1		General-purpose I/O port. This function is valid when DMA transfer request acceptance output is enabled.
		DEOP2		DMA external transfer end output. This function is valid when DMA external transfer end output is enabled.
149	_	DSTP2	С	DMA external transfer stop input. This function is valid when DMA external transfer stop input is enabled.
		PC2		General-purpose I/O port. This function is valid when DMA external transfer end output and external transfer stop input are disabled.
150		DREQ0	с	DMA external transfer request input. Since this input is always used when it is selected as the DMA activation source, output using the port must be stopped beforehand unless this operation is the intended operation.
		PB0		General-purpose I/O port
151		DACK0	С	DMA external transfer request acceptance output. This function is valid when DMA transfer request acceptance output is enabled.
131		PB1		General-purpose I/O port. This function is valid when DMA transfer request acceptance output is disabled.
		DEOP0		DMA external transfer end output. This function is valid when DMA external transfer end output is enabled.
152	—	DSTP0	С	DMA external transfer stop input. This function is valid when DMA external transfer stop input is enabled.
		PB2		General-purpose I/O port. This function is valid when DMA external transfer end output and external transfer stop input are disabled.
153		DREQ1	С	DMA external transfer request input. Since this input is always used when it is selected as the DMA activation source, output using the port must be stopped beforehand unless this operation is the intended operation.
		PB3		General-purpose I/O port.

Pin no.			I/O	
LQFP*1	LQFP*2	Pin name	circuit type* ³	Function
154		DACK1	с	DMA external transfer request acceptance output. This function is valid when DMA transfer request acceptance output is enabled.
154		PB4		General-purpose I/O port. This function is valid when DMA external transfer request acceptance output is disabled.
		DEOP1		DMA external transfer end output. This function is valid when DMA external transfer end output is enabled.
155		DSTP1	с	DMA external transfer stop input. This function is valid when DMA external transfer stop input is enabled.
		PB5		General-purpose I/O port. This function is valid when DMA external transfer end output and external transfer stop input are disabled.
150		IOWR	- C	Write strobe output for DMA fly-by transfer. This function is valid when write strobe output for DMA fly-by transfer is enabled.
156		PB6		General-purpose I/O port. This function is valid when write strobe output for DMA fly-by transfer is disabled.
157		IORD	- C	Read strobe output for DMA fly-by transfer. This function is valid when read strobe output for DMA fly-by transfer is enabled.
157		PB7		General-purpose I/O port. This function is valid when read strobe output for DMA fly-by transfer is disabled.
		CS0		Chip select 0 output. This function is valid in external bus mode.
158	66	PA0	C	General-purpose I/O port. This function is valid in single-chip mode.
150	07	CS1	6	Chip select 1 output. This function is valid when chip select 1 output is enabled.
159	67	PA1	C	General-purpose I/O port. This function is valid when chip select 1 output is disabled.
160	69	CS2	6	Chip select 2 output. This function is valid when chip select 2 output is enabled.
160	68	PA2	C	General-purpose I/O port. This function is valid when chip select 2 output is disabled.

Pin	Pin no.		I/O	
LQFP*1	LQFP*2	Pin name	circuit type* ³	Function
161	69	CS3	- c	Chip select 3 output. This function is valid when chip select 3 output is enabled.
101	09	PA3		General-purpose I/O port. This function is valid when chip select 3 output is disabled.
		RDY		External ready input. This function is valid when external ready input is enabled.
164	45	INO	D	Input capture input pin. Since this input is always used when it is selected for input capture input, output using the port must be stopped beforehand unless this operation is the intended operation.
		P80		General-purpose I/O port. This function is valid when external ready input is disabled.
		BGRNT	D	External bus open acceptance output. Outputs an "L" level when the external bus is open. This function is valid when output is enabled.
165	46	IN1		Input capture input pin. Since this input is always used when it is selected for input capture input, output using the port must be stopped beforehand unless this operation is the intended operation.
		P81		General-purpose I/O port. This function is valid when external bus open acceptance is disabled.
		BRQ		External bus open request input. A high level is input to this pin to request for the external bus to be made open. This function is valid when input is enabled.
166	166 47	IN2	D	Input capture input pin. Since this input is always used when it is selected for input capture input, output using the port must be stopped beforehand unless this operation is the intended operation.
		P82		General-purpose I/O port. This function is valid when external bus open request is disabled.
107	167 48 -	RD		External bus read strobe output. This function is valid in external bus mode.
167		P83	- D	General-purpose I/O port. This function is valid in single-chip mode. (Continued)

(Continued)

Pin no.		I/O				
LQFP*1	LQFP*2	Pin name	circuit type* ³	Function		
168	49	WR0	- D	External bus write strobe output. This function is valid in external bus mode.		
100	45	P84	General-purpose I/O port. This function is valid in single-chip mode.			
		WR1		External bus write strobe output. This function is valid when $\overline{WR1}$ output in external bus mode is enabled.		
169	50	IN3	D	Input capture input pin. Since this input is always used when it is selected for input capture input, output using the port must be stopped before- hand unless this operation is the intended operation.		
		P85		General-purpose I/O port. This function is valid when external bus write enable output is disabled.		
170	62	SYSCLK	C System clock output. This function is valid when system clock output is e clock having the same frequency as the external b ing frequency is output (stopped in stop mode).			
		P90		General-purpose I/O port. This function is valid when system clock output is disabled.		
171	63	P91	С	General-purpose I/O port		
172		MCLK	С	Memory clock output. This function is valid when memory clock output is enabled. A clock having the same frequency as the external bus operat- ing frequency is output (stopped in sleep mode).		
		P92		General-purpose I/O port. This function is valid when memory clock output is disabled.		
173	64	P93	С	General-purpose I/O port		
174 65		ĀS	- C	Address strobe output. This function is valid when address strobe output is enabled.		
174	65	P94		General-purpose I/O port. This function is valid when address load output is disabled.		

*1 : FPT-176P-M02

*2 : FPT-120P-M21

*3 : Refer to "
I/O CIRCUIT TYPE" for details on the I/O circuit types.

*4 : These functions are not supported on the FPT-120P-M21.


Pin num	per	Pin name	Function	
LQFP*1	LQFP*2	Fill liame		
17, 35, 65, 79, 93, 96, 114, 136, 145, 162, 175	18, 40, 43, 59, 76, 96, 112	Vss	GND pins. Use the same potential for all pins.	
18, 36, 66, 80, 97, 115, 142, 146, 163, 176	19, 44, 56, 77, 95	Vcc	3.3 V power supply pins. Use the same potential for all pins.	
45	107	DAVS	D/A converter GND pin	
46	108	DAVC	D/A converter power supply pin	
62	109	AVcc	A/D converter analog power supply pin	
63	110	AVRH	A/D converter reference power supply pin	
64	111	AVss/AVRL	A/D converter analog GND pin	

[Power supply and GND pins]

*1 : FPT-176P-M02

*2 : FPT-120P-M21

■ I/O CIRCUIT TYPE



Туре	Circuit type	Remarks
E	Digital output	 CMOS level output CMOS level hysteresis input Withstand voltage of 5 V
F	N-ch Digital output	 N-ch (Open drain input) CMOS level hysteresis input With standby control Withstand voltage of 5 V
G	P-ch N-ch Analog input	Analog input With switch
н	P-ch N-ch J J J J J J J J J J J J J J J J J J J	CMOS level hysteresis input
I	P-ch P-ch	CMOS level hysteresis input With pull-up resistor

Туре	Circuit type	Remarks
J	N-ch N-ch N-ch N-ch N-ch N-ch N-ch N-ch	CMOS level input MB91F353A/F355A/F356B/F357B only

HANDLING DEVICES

• Preventing Latch-up

Latch-up may occur in a CMOS IC if a voltage greater than V_{CC} or less than V_{SS} is applied to an input or output pin or if an above-rating voltage is applied between V_{CC} and V_{SS} . A latch-up,if it occurs, significantly increases the power supply current and may cause thermal destruction of an element. When you use a CMOS IC, don't exceed the absolute maximum rating.

• Treatment of Unused Pins

Do not leave unused input pins open, as this may cause a malfunction. Handle by using a pull-up or pull-down resistor.

• Power Supply Pins

In products with multiple V_{cc} and V_{ss} pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to the external power supply and ground lines in order to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating. Moreover, connect the current supply source to the V_{cc} and V_{ss} pins of this device at the low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μ F between V_{cc} and V_{ss} pins near this device.

• Crystal Oscillator Circuit


Noise near the X0, X1, X0A and X1A pins may cause the device to malfunction. Design the printed circuit board so that X0, X1, X0A, X1A, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0, X1, X0A and X1A pins are surrounded by ground plane, as stable operation can be obtained by using this layout.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

• Notes on Using an External Clock

When using an external clock, as a general rule you should simultaneously supply the clock signal to X0 and a clock signal with the reverse phase to X1. However, the stop mode (oscillator stop mode) must not be used under this configuration (This is because the X1 pin stops at High level output in STOP mode).






Clock Control Block

Hold the signal for the oscillation stabilization wait time when inputting a Low level to the INIT pin.

• Notes on Using the Sub Clock

When the X0A and X1A pins are not connected to an oscillator, pull down the X0A pin and leave the X1A pin open.



Using an external clock (normal)

• Treatment of NC and OPEN Pins

Pins marked as NC and OPEN must be left open.

• Mode Pins (MD0 to MD2)

These pins should be connected directly to the Vcc or Vss pins.

To prevent the device erroneously switching to test mode due to noise, design the printed circuit board such that the distance between the mode pins and V_{CC} or V_{SS} pins is as short as possible and the connection impedance is low.

• Operation at Start-up

The INIT pin must be at Low level when the power supply is turned on.

Immediately after the power supply is turned on, the Low level input needs to be held to the INIT pin for the oscillation stabilization wait time of the oscillator circuit to ensure that the oscillator has time to settle (For INIT via the INIT pin, the oscillation stabilization wait time setting is initialized to the minimum value).

· Oscillation Input at Power On

When the power is turned on, maintain the clock input until the device is released from the oscillation stabilization wait state.

Precautions While Operating in PLL Clock Mode

On this microcontroller, if the crystal oscillator is disconnected or the external reference clock input stops while PLL clock mode is selected, the microcontroller may continue to operate at the free-run frequency of the self-oscillating circuit within the PLL. However, Fujitsu does not guarantee this operation.

• External Bus Setting

This model guarantees an external bus frequency of 25 MHz.

If the base clock frequency is set to 50 MHz when the DIVR1 (external bus base clock division setting register) register is still set to the default value, the external bus frequency will be set to 50 MHz. When you change the base clock frequency, change the base clock frequency after setting the external bus within 25 MHz.

MCLK and SYSCLK

The difference between MCLK and SYSCLK is that MCLK stops in SLEEP/STOP mode but SYSCLK stops only in STOP mode. Use the clock that is appropriate for each application.

Upon initialization, MCLK is disabled (PORT) and SYSCLK is enabled. To use MCLK, the port function register (PFR) needs to be set to enable the use of the clock.

• Pull-up Control

If a pull-up resistor is provided to a pin that is used as an external bus pin, there is no guarantee that the pin will conform to the specifications given in "
ELECTRICAL CHARACTERISTICS 4. AC Characteristics (4) Normal Bus Access Read/Write Operation, (5) Multiplex Bus Access Read/Write operation and (7) Hold Timing". Furthermore, even if a port has been configured to use a pull-up resistance, this setting is invalid during stop mode with HIZ=1 and during hardware standby mode.

Sub Clock Select

At least one NOP instruction needs to be executed immediately after switching the clock source from main clock mode to sub clock mode.

(Idi	#0x0b, r0)	
(Idi	#_CLKR, r12)	
stb	r0, @r12	// sub-clock mode
nop		// Must insert NOP instruction

• Bit Search Module

The BSD0, BSD1, and BDSC registers can only be accessed in words.

• D-bus Memory

Do not set the code area to memory on the D-bus because instructions cannot be fetched from the D-bus. Executing an instruction fetch to the D-bus area will cause incorrect data to be interpreted as code, possibly causing the device to run out of control.

• Low Power Consumption Mode

When entering sleep or stop mode, be sure to read the standby control register (STCR) immediately after writing to it.

More specifically, use the following sequence.

Furthermore, after recovering from standby mode, set the I flag, ILM, and ICR registers such that the CPU branches to the interrupt handler for the interrupt that triggered the controller to recover from standby mode.

(Idi	#value_of_star	ndby, r0)
(Idi	#_STCR, r12)	
stb	r0, @r12	// set STOP/SLEEP bit
ldub	@r12, r0	// Must read STCR
ldub	@r12, r0	// after reading, go into standby mode
NOP		// Must insert NOP $\times 5$
NOP		

• Switching the Function of Shared Ports

Use the Port Function Register (PFR) to switch between using an external pin as a port or a shared pin. Note, however, that bus pins are switched depending on the external bus settings.

• Prefetch

If prefetch is enabled in a area that is configured as little endian, limit access to the corresponding area to word-length (32-bit) access.

Byte or halfword does not allow a proper access to data.

• I/O Port Access

Ports can only be accessed in bytes.

• Built-in RAM

Immediately after a reset is released, the internal RAM capacity restriction function begins operating, allowing only 4 Kbytes to be used for both data and program execution irrespective of the on-chip RAM capacity. Update the setting to clear the restriction function.

At least one NOP instruction is required immediately after updating this setting.

Please refer to the "MB91350A Series HARDWARE MANUAL CHAPTER 19 DATA INTERNAL RAM/INSTRUC-TION INTERNAL RAM ACCESS RESTRICTION FUNCTIONS" for the details.

• Flash Memory

In programming mode, Flash memory cannot be used for the interrupt vector table (However, a reset can be performed) .

• Notes on the PS Register

As the PS register is processed in advance by some instructions, when the debugger is being used, the following exception handling may result in execution breaking in an interrupt handling routine or the displayed values of the flags in the PS register being updated.

As the microcontroller is designed to carry out reprocessing correctly upon returning from such an EIT event, the operation before and after the EIT always proceeds according to specification.

1. The following behavior may occur if any of the following occurs in the instruction immediately after a DIVOU/ DIVOS instruction :

(a) a user interrupt or NMI is accepted; (b) single-step execution is performed; or (c) execution breaks due to a data event or from the emulator menu.

- The D0 and D1 flags are updated in advance.
- An EIT handling routine (user interrupt, NMI, or emulator) is executed.
- Upon returning from the EIT, the DIVOU/DIVOS instruction is executed and the D0 and D1 flags are updated to the same values as in (1).
- 2. The following behavior occurs when an ORCCR, STILM, MOV Ri or PS instruction is executed to enable a user interrupt or NMI source while that interrupt is in the active state.
 - The PS register is updated in advance.
 - The EIT handling routine (user interrupt, NMI, or emulator) is executed.
 - Upon returning from the EIT, the above instructions are executed and the PS register is updated to the same value as in (1).

[Note on Debugger]

Single-Step Execution of the RETI Command

If single-step execution is used in an environment where an interrupt occurs frequently, the corresponding interrupt handling routine will be executed repeatedly to the exclusion of other processing. This will prevent the main routine and the handlers for low priority level interrupts from being executed (For example, if the time-base timer interrupt is enabled, stepping over the RETI instruction will always break on the first line of the time-base timer interrupt handler).

Disable the corresponding interrupt when the corresponding interrupt handling routine no longer needs debugging.

Break Function

If the range of addresses that cause a hardware break (including event breaks) is set to the address of the current system stack pointer or to an area that contains the stack pointer, execution will break after each instruction regardless of whether the user program actually contains data access instructions.

To prevent this, do not set (word) access to the area containing the address of the system stack pointer as the target of the hardware break (including event breaks).

• Internal ROM area


Do not set DMAC transfer destination to an address in the internal ROM area.


• Simultaneous Occurrence of a Software Break (INTE instruction) and a User Interrupt/NMI

When a software break and a user interrupt/NMI occur simultaneously, the emulator debugger may react as follows.

- The debugger stops pointing to a location other than a programmed breakpoint.
- The program does not resume execution correctly after breaking. If this symptom occurs, use a hardware break in place of the software break. When using a monitor debugger, do not set a break at the relevant location.
- A malfunction may occur if the stack pointer is in an area that is configured for DSU operand break. Do not set a data event breaks that apply to accesses to an area that contains the address of the system stack pointer.

BLOCK DIAGRAMS





■ CPU AND CONTROL UNIT

Internal architecture


The FR family CPU is a high performance core based on a RISC architecture while incorporating advanced instructions for embedded controller applications.

1. Features

- RISC architecture
 Basic instructions : Executed at 1 instruction per cycle
- 32-bit architecture General-purpose registers : 32-bit × 16 registers
- 4GB linear memory space
- Built-in multiplier 32-bit × 32-bit multiplication : 5 cycles 16-bit × 16-bit multiplication : 3 cycles
- Enhanced interrupt handling Fast response speed (6 cycles) Multiple interrupts supported Level masking (16 levels)
- Enhanced I/O manipulation instructions Memory-to-memory transfer instructions Bit manipulation instructions
- High code efficiency
 Basic instruction word length : 16-bit
- Low-power consumption Sleep mode and stop mode
- Gear function


2. Internal architecture

The FR-family CPU has a Harvard architecture in which the instruction and data buses are separated. A 32-bit \leftrightarrow 16-bit bus converter is connected to the 32-bit bus (F-bus), providing an interface between the CPU and peripheral resources. A Harvard \leftrightarrow Princeton bus converter is connected to both the I-bus and D-bus, providing an interface between the CPU and the bus controller.




3. Programming model

Basic programming model



4. Registers



Registers R0 to R15 are general-purpose registers. The registers are used as the accumulator and memory access pointers for CPU operations.

Of these 16 registers, the registers listed below are intended for special applications. Some instructions have been enhanced for this purpose.

R13 : Virtual accumulator R14 : Frame pointer


R15 : Stack pointer

The initial values of R0 to R14 after a reset are indeterminate. R15 is initialized to 0000000H (SSP value).

• PS (Program Status)

This register holds the program status and is divided into the ILM, SCR, and CCR.

The undefined bits in the following illustration are all reserved bits. Reading these bits always returns "0". Writing to them has no effect.




• CCR (Condition Code Register)

CCR	bit 7 bit 6 bit 5 bit 4	bit 3 bit 2 bit 1 bit 0 NZVC	7
S : Stack flag. Cleared to "0"	•		

- I : Interrupt enable flag. Cleared to "0" by a reset.
- N : Negative flag. The initial value after a reset is indeterminate.
- Z : Zero flag. The initial value after a reset is indeterminate.
- V : Overflow flag. The initial value after a reset is indeterminate.
- C : Carry flag. The initial value after a reset is indeterminate.

• SCR (System Condition Code Register)



Flag for stepwise division

Stores intermediate data for stepwise division operations.

Step trace trap flag

A flag specifying whether the step trace trap function is enabled or not.

The step trace trap function is used by the emulator. This function cannot be used by a user program while using the emulator.

• ILM

	bit 20 bit 19 bit 18 bit 17 bit 16	Initial Value
ILM	ILM4 ILM3 ILM2 ILM1 ILM0	01111в

This register stores the interrupt level mask value. The value in the ILM register is used as the level mask. Initialized to "15" (01111_B) by a reset.

• PC (Program Counter)

	bit 31	bit 0	Initial Value
PC			XXXXXXXXH

The program counter contains the address of the instruction currently being executed. The initial value after a reset is indeterminate.

• TBR (Table Base Register)

	bit 31	bit 0	Initial Value
TBR			000FFC00н

The table base register contains the start address of the vector table used for handling EIT events. The initial value after a reset is $000FFC00_{H}$.

	bit 31	bit 0	Initial Value XXXXXXXX
When the CALL ins When the RET inst	contains the address to whic struction is executed, the valuruction is executed, the valuruction is executed, the valurer a reset is indeterminate.	ue in the PC is transfe	rred to the RP.
	bit 31	bit 0	Initial Value 00000000н
The SSP can be sp The SSP is also us occurs.	ed as the stack pointer that s er a reset is 00000000 H.		S flag is "0". saving the PS and PC when an EIT eve
	bit 31	bit 0	
	USP		Initial Value XXXXXXXXH
The USP can be sp The initial value afte	er stack pointer and functions becified explicitly. er a reset is indeterminate. t be used by the RETI instruc		XXXXXXXH

■ MODE SETTINGS

The FR family uses mode pins (MD2 to MD0) and a mode register (MODR) to set the operation mode.

1. Mode Pins

The MD2, MD1, and MD0 pins specify how the mode vector fetch is performed.

Mode Pins			Mode name	Reset vector access	Remarks
MD2	MD1	MD0	wode name	area	Tielilai kõ
0	0	0	internal ROM mode vector	Internal	
0	0	1	external ROM mode vector	External	The bus width is specified by the mode register.

Values other than those listed in the table are prohibited.


2. Mode Register (MODR)

The data that is written to the mode register from the address at 000F FFF8_H by the mode vector fetch is called the mode data.

After the mode register (MODR), has been set, the device operates according to the configured operating mode. The mode register is set by all of the reset sources. User programs cannot write to the mode register.

Note : No data exists at the address (0000 07FF_H) of the mode register in the previous FR family.

[Register description]



[bit7-bit3] Reserved bit

Always set these bits to "00000B". Operation is not guaranteed if these bits are set to a value other than "00000B".

[bit2] ROMA (internal ROM enable bit)

The ROMA bit is used to set whether to enable the internal F-bus RAM and F-bus ROM areas.

ROMA	Function	Remarks	
0	External ROM mode	Internal F-bus RAM is valid; the area (8 0000 μ to 10 0000 μ) of internal ROM is used as an external area.	
1	Internal ROM mode	Internal F-bus RAM and F-bus ROM are valid.	

[bit1, bit0] WTH1, WTH0 (Bus width setting bits)

Used to set the bus width to be used in external bus mode.

In external bus mode, the BW1 and BW0 bits of AMD0 (CS0 area) are set to the value of these bits.

WTH1	WTH0	function	Remarks
0	0	8-bit bus width	external bus mode
0	1	16-bit bus width	
1	0		Setting prohibited
1	1	single chip mode	single chip mode

MEMORY SPACE

1. Memory space

The FR family has 4 Gbytes of logical address space (2³² addresses) available to the CPU by linear access.

• Direct Addressing Areas

The following address space areas are used as I/O areas.

These areas are called direct addressing areas. The addresses of operands in these areas can be specified directly within an instruction.

The size of the directly addressable areas depends on the size of the data being accessed as shown below.

ightarrow Byte data access	: 000н to 0FFн

- \rightarrow Word data access $$:000\mbox{\tiny H}$ to 3FF\mbox{\tiny H}$$

2. Memory Map

Memory Map of MB91F355A/F353A/F357B/355A/353A

	Single chip mode	Internal ROM external bus mode	External ROM external bus mode	
0000 0000H	I/O	I/O	I/O	Direct addressing area
0000 0400н	I/O	I/O	I/O	Refer to "■ I/O MAP".
0001 0000H	Access	Access	Access	
0003 E000H	disabled	disabled	disabled	
0003 E000H	Built-in RAM 8 Kbytes (Execute instruction)	Built-in RAM 8 Kbytes (Execute instruction)	Built-in RAM 8 Kbytes (Execute instruction)	
0004 0000н	Built-in RAM 16 Kbytes (Stack)	Built-in RAM 16 Kbytes (Stack)	Built-in RAM 16 Kbytes (Stack)	
0004 4000н	Access	Access disabled	Access disabled	
0005 0000H	disabled	External area		
	Built-in ROM 512 Kbytes	Built-in ROM 512 Kbytes	External area	
0010 0000H	Access disabled	External area		

• Each mode is set depending on the mode vector fetch after INIT is negated.

• The available area of internal RAM is restricted immediately after a reset is released. At least one NOP instruction is required immediately after overwriting the setting for the available RAM area.

Memory Map of MB91354A

	Single chip mode	Internal ROM external bus mode	External ROM external bus mode	
0000 0000н -	I/O	I/O	I/O	Direct addressing area
0000 0400н -	I/O	I/O	I/O	Refer to "■ I/O MAP'
0001 0000н -	Access disabled	Access disabled	Access disabled	
0003 Е000н -	Built-in RAM 8 Kbytes (Execute instruction)	Built-in RAM 8 Kbytes (Execute instruction)	Built-in RAM 8 Kbytes (Execute instruction)	
0004 0000н -	Built-in RAM 8 Kbytes (Stack)	Built-in RAM 8 Kbytes (Stack)	Built-in RAM 8 Kbytes (Stack)	
0004 2000н - 0005 0000н -		Access disabled	Access disabled	
0008 0000н -	disabled	External area		
000A 0000н -	Built-in ROM 384 Kbytes	disabled Built-in ROM 384 Kbytes	External area	
0010 0000н -	Access			
FFFF FFFFH	disabled	External area		

- Each mode is set depending on the mode vector fetch after INIT is negated.
- The available area of internal RAM is restricted immediately after a reset is released. At least one NOP instruction is required immediately after overwriting the setting for the available RAM area.

Memory Map of MB91352A

	Single chip mode	Internal ROM external bus mode	External ROM external bus mode	
000 0000н	I/O	I/O	I/O	Direct addressing area
000 0400н	I/O	I/O	I/O	Refer to "■ I/O MAP".
001 0000H	Access disabled	Access disabled	Access disabled	■ I/O MAP .
003 E000H	Built-in RAM 8 Kbytes (Execute instruction)	Built-in RAM 8 Kbytes (Execute instruction)	Built-in RAM 8 Kbytes (Execute instruction)	
004 0000н	Built-in RAM 8 Kbytes (Stack)	Built-in RAM 8 Kbytes (Stack)	Built-in RAM 8 Kbytes (Stack)	
004 2000н 005 0000н	Access	Access disabled	Access disabled	
00A 0000н	disabled	External area		
	Built-in ROM 384 Kbytes	Built-in ROM 384 Kbytes	External area	
010 0000H	Access disabled	External area		

• Each mode is set depending on the mode vector fetch after INIT is negated.

• The available area of internal RAM is restricted immediately after a reset is released. At least one NOP instruction is required immediately after overwriting the setting for the available RAM area.

Memory Map of MB91351A

	Single chip mode	Internal ROM external bus mode	External ROM external bus mode	
000 0000н	I/O	I/O	I/O	Direct addressing area
0000 0400н	l/O	I/O	I/O	□ Refer to "■ I/O MAP".
0001 0000H	Access disabled	Access disabled	Access disabled	■ 1/0 MAP .
003 E000H	Built-in RAM 8 Kbytes (Execute instruction)	Built-in RAM 8 Kbytes (Execute instruction)	Built-in RAM 8 Kbytes (Execute instruction)	
)004 0000н·	Built-in RAM 16 Kbytes (Stack)	Built-in RAM 16 Kbytes (Stack)	Built-in RAM 16 Kbytes (Stack)	
0004 4000н 0005 0000н	Access	Access disabled	Access disabled	
00A 0000н		External area		
	Built-in ROM 384 Kbytes	Built-in ROM 384 Kbytes	External area	
0010 0000н	Access disabled	External area		
FFF FFFF _H				

• Each mode is set depending on the mode vector fetch after INIT is negated.

• The available area of internal RAM is restricted immediately after a reset is released. At least one NOP instruction is required immediately after overwriting the setting for the available RAM area.

Memory Map of MB91F356B

0000 0000н		external bus mode	external bus mode	
	I/O	I/O	I/O	Direct addressing area
0000 0400н	I/O	I/O	I/O	Refer to "■ I/O MAI
0001 0000н	Access	Access	Access	
0003 Е000н	disabled Built-in RAM 8 Kbytes	disabled Built-in RAM 8 Kbytes	disabled Built-in RAM 8 Kbytes	
0004 0000н	(Execute instruction) Built-in RAM 16 Kbytes (Stack)	(Execute instruction) Built-in RAM 16 Kbytes (Stack)	(Execute instruction) Built-in RAM 16 Kbytes (Stack)	
0004 4000н	Access	Access disabled	Access disabled	
0005 0000н 0008 0000н	disabled	External area		
000C 0000н		Access disabled		
	Built-in ROM 256 Kbytes	Built-in ROM 256 Kbytes	External area	
0010 0000н	Access disabled	External area		
FFFF FFFF _H				

- Each mode is set depending on the mode vector fetch after INIT is negated.
- The available area of internal RAM is restricted immediately after a reset is released. At least one NOP instruction is required immediately after overwriting the setting for the available RAM area.

■ I/O MAP

This shows the locations of each of the registers for the peripheral resources in memory space.

[How to read the table]

Address		Register			Block diagram	
Audress	+ 0	+ 1	+ 2	+ 3	BIOCK diagram	
000000н	PDR0 [R/W] B	PDR1 [R/W] B XXXXXXXX	PDR2 [R/W] B XXXXXXXX	PDR3 [R/W] B XXXXXXXX	T-unit Port Data Register	
	Read/write attribute, Access unit (B : Byte, H : Half Word, W : Word)					
	Initial value after a reset Register name (First-column register at address 4n; second-column register at address 4n; second-column register at					
	address 4n + 2) ————— Location of left-most register (When using word access, the register in column 1 is the MSB side of the data.)					

Note : Initial values of register bits are represented as follows :

"1" : Initial value is "1".

"0" : Initial value is "0".

- "X" : Initial value is "X".
- "--" : No physical register at this location

Address		Regi	ster		Block
Address	+0	+1	+2	+3	BIOCK
000000н			PDR2[R/W]B XXXXXXXX	PDR3[R/W]B XXXXXXXX	
000004н	PDR4[R/W]B XXXXXXXX	PDR5[R/W]B XXXXXXXX	PDR6[R/W]B XXXXXXXX		T-unit port
000008н	PDR8[R/W]B XXXXXX	PDR9[R/W]B XXXXX	PDRA[R/W]B XXXX	PDRB[R/W]B ^{*3} XXXXXXXX	 data register*³
00000Сн	PDRC[R/W]B*3 XXX				_
000010 н	PDRG[R/W]B ^{*3} XXXXXX	PDRH[R/W]B XXXXXX	PDRI[R/W]B XXXXXX	PDRJ[R/W]B ^{*3} XXXXXXXX	
000014 н	PDRK[R/W]B XXXXXXXX	PDRL[R/W]B XX	PDRM[R/W]B XXXXXX	PDRN[R/W]B XXXXXX	R-bus port data
000018 _H	PDRO[R/W]B XXXXXXXX	PDRP[R/W]B ^{*3} XXXX			register*3
00001Сн					
000020н					Reserved
000024н		R/W]B,H* ³ 000	SES5[R/W]B*3 00	SDR5[R/W]B*3 XXXXXXXX	SIO5*3
000028н		R/W]B,H 000	SES6[R/W]B 00	SDR6[R/W]B XXXXXXXX	SIO6
00002Cн		R/W]B,H 000	SES7[R/W]B 00	SDR7[R/W]B XXXXXXXX	SIO7
000030н			CDCR5[R/W]B*3 01111		SIO prescaler 5*3
000034н	CDCR6[R/W]B 01111	*1	CDCR7[R/W]B 01111		SIO prescaler 6, 7
000038н		SRCL5[W]B*3 	SRCL6[W]B	SRCL7[W]B	SIO5 to SIO7*3
00003Сн					Reserved
000040н	EIRR0[R/W]B,H,W 00000000	ENIR0[R/W]B,H,W 00000000	ELVR0[R/W]B,H,W 00000000		External interrupts (INT0 to INT7)
000044н	DICR[R/W]B,H,W 0	HRCL[R/W]B,H,W 011111			Delay interrupt
000048н		[W]H,W _XXXXXXX	TMR[I XXXXXXXX	-	Reload
00004Cн			TMCSR[R 0000_(- · ·	timer 0

A al al via a a		Reg	ister		Disals
Address	+0	+1	+2	+3	Block
000050н	TMRLR XXXXXXXX		-	R]H,W _XXXXXXXX	Reload
000054н				8/W]B,H,W 00000000	timer 1
000058н	TMRLR XXXXXXXX		-	R]H,W _XXXXXXXX	Reload
00005Cн				8/W]B,H,W 00000000	timer 2
000060н	SSR[R/W]B,H,W SIDR[R/W]B,H,W 00001000 XXXXXXX		SCR[R/W]B,H,W 00000100	SMR[R/W]B,H,W 000	UART0
000064н	UTIM[R]H(L 00000000_		DRCL[W]B	UTIMC[R/W]B 000001	U-TIMER/ UART0
000068н	SSR[R/W]B,H,W 00001000	SIDR/SODR [R/W]B,H,W XXXXXXX	SCR[R/W]B,H,W 00000100	SMR[R/W]B,H,W 000	UART1
00006Cн	UTIM[R]H(L 00000000_	/	DRCL[W]B	UTIMC[R/W]B 000001	U-TIMER/ UART1
000070н	SSR[R/W]B,H,W 00001000	SIDR[R/W]B,H,W XXXXXXXX	SCR[R/W]B,H,W 00000100	SMR[R/W]B,H,W 000	UART2
000074н	UTIM[R]H(U 00000000_		DRCL[W]B	UTIMC[R/W]B 000001	U-TIMER/ UART2
000078н	ADCS2[R/W]B,H,W X000XX00	ADCS1[R/W]B,H,W 000X0000	ADCT[F XXXXXXXX	/W]H,W _XXXXXXX	A/D
00007Cн	ADTH0[R]B,H,W XXXXXXXX	ADTL0[R]B,H,W 000000XX	ADTH1[R]B,H,W XXXXXXXX	ADTL1[R]B,H,W 000000XX	converter successive approxima-
000080н	ADTH2[R]B,H,W XXXXXXXX	ADTL2[R]B,H,W 000000XX	ADTH3[R]B,H,W XXXXXXXX	ADTL3[R]B,H,W 000000XX	tions
000084 н		DACR2 [R/W]B,H,W* ³ 0	DACR1[R/W]B,H,W 0	DACR0[R/W]B,H,W 0	D/A
000088 н		DADR2 [R/W]B,H,W*³ XXXXXXX	DADR1[R/W]B,H,W XXXXXXXX	DADR0[R/W]B,H,W XXXXXXXX	converter*3
00008Сн					Reserved
000090н				*1	Reserved
000094н	IBCR[R/W]B,H,W 00000000	IBSR[R]B,H,W 00000000	ITBA[R/W]B,H,W 00_00000000		
000098н	ITMK[R/\ 0011_ ⁻		ISMK[R/W]B,H,W 01111111	ISBA[R/W]B,H,W -0000000	I ² C interface
00009Сн		IDAR[R/W]B,H,W 00000000	ICCR[R/W]B,H,W 0-011111	IDBL[R/W]B,H,W 0	

Address		Regist	Register				
Audress	+0	+1	+2	+3	Block		
0000А0н		*1		*1	Deserved		
0000A4н		*1	*1	*1	Reserved		
0000A8н	TMRLR XXXXXXXX			R]H,W _XXXXXXXX	Reload		
0000ACH				R/W]B,H,W _00000000	timer 3		
0000В0н	RCR1[W]B,H,W*3 00000000	RCR0[W]B,H,W 00000000	UDCR1[R]B,H,W*3 00000000	UDCR0[R]B,H,W 00000000	8/16-bit		
0000B4н	CCRH0[R/W]B,H,W 00000000	CCRL0[R/W]B,H,W 00001000		CSR0[R/W]B,H,W 00000000	Up/Down counter		
0000B8н	CCRH1[R/W]B,H,W*3 00000000	CCRL1[R/W]B,H,W*3 00001000		CSR1[R/W]B,H,W*3 00000000	0, 1* ³		
0000BCH			<u> </u>		Reserved		
0000С0н	SSR[R/W]B,H,W 00001000	SIDR[R/W]B,H,W XXXXXXXX	SCR[R/W]B,H,W 00000100	SMR[R/W]B,H,W 000	UART3		
0000C4н	UTIM[R]H(UTIMR[W]H) 00000000_00000000			UTIMC[R/W]B 000001	U-TIMER/ UART3		
0000C8H	SSR[R/W]B,H,W*3 SIDR[R/W]B,H,W*3 00001000 XXXXXXX		SCR[R/W]B,H,W*3 00000100	SMR[R/W]B,H,W* ³ 000	UART4* ³		
0000ССн	UTIM[R]H(U 00000000	/		UTIMC[R/W]B*3 000001	U-TIMER/ UART4* ³		
0000D0н	EIRR1[R/W]B,H,W*3 00000000 ENIR1[R/W]B,H,W*3			/W]B,H,W* ³ 00000	External interrupts (INT8 to INT15)* ³		
0000D4н	TCDT[R/W]H,W 00000000_0000000			TCCS[R/W]B,H,W 00000000	16-bit free-run timer		
0000D8H	IPCP1[R]H,W XXXXXXXX_XXXXXXX			[R]H,W _XXXXXXXX			
0000DCH	IPCP3[XXXXXXXX			[R]H,W _XXXXXXXX	16-bit input capture		
0000E0H		ICS23[R/W]B,H,W 00000000		ICS01[R/W]B,H,W 00000000			

Ŧ

A alalua a a			Register		Diastr
Address —	+0	+1	+2	+3	Block
0000E4н	OCCP1[F XXXXXXXX	8/W]H,W*³ _XXXXXXXX	-	R/W]H,W _XXXXXXXX	
0000E8н	•	R/W]H,W*₃ _XXXXXXXX		R/W]H,W _XXXXXXX	
0000ECH	•	8/W]H,W*₃ _XXXXXXXX	-	R/W]H,W*³ _XXXXXXXX	16-bit output
0000F0н	-	8/W]H,W*₃ _XXXXXXXX	-	R/W]H,W*³ _XXXXXXXX	compare*3
0000F4н		/W]B,H,W _00001100		/W]B,H,W _00001100	
0000F8н		W]B,H,W*³ _00001100		W]B,H,W ^{*3} _00001100	
0000FCH					Reserved
000100н to 000114н					Reserved
000118 _H		[R/W]H _00010000		GCN20[R/W]B 00000000	PPG control 0
00011Cн				·	Reserved
000120н	PTMR0 11111111	[R]H,W _1111111		[W]H,W _XXXXXXX	PPG0
000124н		[W]H,W _XXXXXXXX	PCNH0[R/W]B,H,W 00000000	PCNL0[R/W]B,H,W 00000000	PPGU
000128 н	PTMR1[11111111	R]H,W* ³ _11111111		W]H,W ^{*3} _XXXXXXX	
00012Сн	•	W]H,W*³ _XXXXXXXX	PCNH1[R/W]B,H,W*3 00000000	PCNL1[R/W]B,H,W*3 00000000	PPG1* ³
000130 _H	PTMR2 11111111	2[R]H,W _11111111		PCSR2[W]H,W XXXXXXXX_XXXXXXX	
000134 н		[W]H,W _XXXXXXXX	PCNH2[R/W]B,H,W 00000000	PCNL2[R/W]B,H,W 00000000	PPG2
000138 _H	PTMR3[11111111_	R]H,W*³ _11111111	-	PCSR3[W]H,W* ³ XXXXXXXX_XXXXXX	
00013Сн	PDUT3[XXXXXXXX	W]H,W ^{∗₃} _XXXXXXXX	PCNH3[R/W]B,H,W*3 00000000	PCNL3[R/W]B,H,W*3 00000000	PPG3* ³
000140н	PTMR4 11111111_	[R]H,W _11111111		[W]H,W _XXXXXXX	PPG4
000144 н		[W]H,W _XXXXXXXX	PCNH4[R/W]B,H,W 00000000	PCNL4[R/W]B,H,W 00000000	

Address		Reg	ister		Black	
Address	+0	+1	+2	+3	Block	
000148 _H	PTMR5[11111111	R]H,W* ³ _11111111		[W]H,W*³ _XXXXXXX		
00014Cн		W]H,W*₃ _XXXXXXX	PCNH5[R/ W]B,H,W* ³ 00000000	PCNL5[R/ W]B,H,W* ³ 00000000	PPG5*3	
000150 н						
to 0001FC⊦					Reserved	
000200н	00	DMACA0[R 2000002_0000XXXX	/W]B,H,W *4 {XXXXXXX_XXXXX	(XX		
000204н	00	DMACB0[000000_00000000_X	R/W]B,H,W XXXXXXXX_XXXXX	xx		
000208н	00	DMACA1[R 2000000_0000XXXX	/W]B,H,W *4 XXXXXXXX_XXXXX	xx		
00020Сн	00	DMACB1[000000_00000000_X	R/W]B,H,W XXXXXXXX_XXXXX	хх		
000210н	00					
000214 н	00	DMAC				
000218 н	00					
00021Cн	00	DMACB3[R/W]B,H,W 00000000_0000000_XXXXXXXX_XXXXXXX				
000220н	00	DMACA4[R/W]B,H,W *4 0000000_0000XXXX_XXXXXXXXXXXXXXXXX				
000224н	00	DMACB4[R/W]B,H,W 00000000_0000000_XXXXXXXX_XXXXXXX				
000228н						
00022Cн to 00023Cн		Reserved				
00023Сн	0X>	DMAC				
000244н to 00027Сн		0XX00000_XXXXXXX_XXXXXX_XXXXXXXXXXXXXX				
000280 н	FRLR[R/W]B,H,W*2 01				Limit on F-bus RAM capacity	

Address			Block		
Address	+0	+1	+2	+3	BIOCK
000284н to 00038Сн					Reserved
000390н	DRLR[R/W]B,H,W*2 01				Limit on D-bus RAM capacity
000394н to 0003ECн					Reserved
0003F0н	XXXX	BSD(XXXX_XXXXXXXX		xxxx	
0003F4н	XXXX	BSD1 XXXX_XXXXXXXX		xxxx	Bit search
0003F8⊦	XXXX	BSD0 XXXX_XXXXXXX		xxxx	module
0003FCн	XXXX	BSRI XXXX_XXXXXXX		xxxx	
000400н	DDRG[R/W]B*3 000000	DDRH[R/W]B 000000	DDRI[R/W]B 000000	DDRJ[R/W]B*3 00000000	
000404н	DDRK[R/W]B 00000000	DDRL[R/W]B 00	DDRM[R/W]B 000000	DDRN[R/W]B 000000	R-bus data direction
000408H	DDRO[R/W]B 00000000	DDRP[R/W]B*3 0000		·	register* ³
00040Сн					
000410н	PFRG[R/W]B* ³ 00-00-	PFRH[R/W]B 00-00-	PFRI[R/W]B 00-00-		
000414н		PFRL[R/W]B 00	PFRM[R/W]B 00-00-	PFRN[R/W]B 000000	R-bus port function register* ³
000418н	PFRO[R/W]B 00000000	PFRP[R/W]B*3 0000			109,0101
00041Сн					Reserved
000420н	PCRG[R/W]B*3 000000	PCRH[R/W]B 000000	PCRI[R/W]B 000000		
000424н			PCRM[R/W]B 000000	PCRN[R/W]B 000000	R-bus pull-up control register* ³
000428н	PCRO[R/W]B 00000000	PCRP[R/W]B*3 0000			
00042Сн to 00043Сн					Reserved

A al al una a a		Reg	ister		Diastr
Address	+0	+1	+2	+3	Block
000440н	ICR00[R/W]B,H,W 11111	ICR01[R/W]B,H,W 11111	ICR02[R/W]B,H,W 11111	ICR03[R/W]B,H,W 11111	
000444н	ICR04[R/W]B,H,W 11111	ICR05[R/W]B,H,W 11111	ICR06[R/W]B,H,W 11111	ICR07[R/W]B,H,W 11111	
000448н	ICR08[R/W]B,H,W 11111	ICR09[R/W]B,H,W 11111	ICR10[R/W]B,H,W 11111	ICR11[R/W]B,H,W 11111	
00044Cн	ICR12[R/W]B,H,W 11111	ICR13[R/W]B,H,W 11111	ICR14[R/W]B,H,W 11111	ICR15[R/W]B,H,W 11111	
000450н	ICR16[R/W]B,H,W 11111	ICR17[R/W]B,H,W 11111	ICR18[R/W]B,H,W 11111	ICR19[R/W]B,H,W 11111	
000454н	ICR20[R/W]B,H,W 11111	ICR21[R/W]B,H,W 11111	ICR22[R/W]B,H,W 11111	ICR23[R/W]B,H,W 11111	
000458н	ICR24[R/W]B,H,W 11111	ICR25[R/W]B,H,W 11111	ICR26[R/W]B,H,W 11111	ICR27[R/W]B,H,W 11111	Interrupt controller unit
00045Cн	ICR28[R/W]B,H,W 11111	ICR29[R/W]B,H,W 11111	ICR30[R/W]B,H,W 11111	ICR31[R/W]B,H,W 11111	
000460н	ICR32[R/W]B,H,W 11111	ICR33[R/W]B,H,W 11111	ICR34[R/W]B,H,W 11111	ICR35[R/W]B,H,W 11111	
000464н	ICR36[R/W]B,H,W 11111	ICR37[R/W]B,H,W 11111	ICR38[R/W]B,H,W 11111	ICR39[R/W]B,H,W 11111	
000468н	ICR40[R/W]B,H,W 11111	ICR41[R/W]B,H,W 11111	ICR42[R/W]B,H,W 11111	ICR43[R/W]B,H,W 11111	
00046Cн	ICR44[R/W]B,H,W 11111	ICR45[R/W]B,H,W 11111	ICR46[R/W]B,H,W 11111	ICR47[R/W]B,H,W 11111	
000470н to 00047Cн					
000480н	RSRR[R/W]B,H,W 10000000	STCR[R/W]B,H,W 00110011	TBCR[R/W]B,H,W 00XXXX00	CTBR[W]B,H,W XXXXXXXX	
000484н	CLKR[R/W]B,H,W 00000000	WPR[W]B,H,W XXXXXXXX	DIVR0[R/W]B,H,W 00000011	DIVR1[R/W]B,H,W 00000000	Clock control unit
000488н			OSCCR[R/W]B XXXXXXX0		
00048Cн	WPCR[R/W]B 00000				Clock timer
000490н	OSCR[R/W]B 00000				Main clock oscillation stabilization wait timer
000494н	RSTOP0[W]B 00000000	RSTOP1[W]B 00000000	RSTOP2[W]B 00000000	RSTOP3[W]B 000	Peripheral stop control

Address		Reg	ister		Block
Address	+0	+1	+2	+3	DIOCK
000498н					Reserved
00049Cн to 0005FCн					Reserved
000600н			DDR2[R/W]B 00000000	DDR3[R/W]B 00000000	
000604н	DDR4[R/W]B 00000000	DDR5[R/W]B 00000000	DDR6[R/W]B 00000000		T-unit data
000608н	DDR8[R/W]B 000000	DDR9[R/W]B 00000	DDRA[R/W]B 0000	DDRB[R/W]B*3 00000000	 direction register^{*3}
00060Cн	DDRC[R/W]B*3 000				
000610н					
000614н			PFR6[R/W]B 11111111		T-unit port
000618н	PFR8[R/W]B 10	PFR9[R/W]B 010-1	PFRA[R/W]B 1111	PFRB1[R/W]B*3 00000000	function register* ³
00061Cн	PFRB2[R/W]B*3 0000	PFRC[R/W]B*3 00000			_
000620н			PCR2[R/W]B 00000000	PCR3[R/W]B 00000000	
000624н	PCR4[R/W]B 00000000	PCR5[R/W]B 00000000	PCR6[R/W]B 00000000		T-unit pull-up
000628н	PCR8[R/W]B 000000	PCR9[R/W]B 00000000	PCRA[R/W]B 00000000	PCRB[R/W]B*3 00000000	 control register^{*3}
00062Cн	PCRC[R/W]B*3 000				
000630н to 00063Cн					Reserved
					(Continued

		Reg	ister		Black	
Address	+0	+1	+2	+3	Block	
000640н	ASR0[R 00000000_	•	ACR0[R/\ 1111XX00_			
000644н	ASR1[R 00000000_	• '	ACR1[R/\ XXXXXXXX	•		
000648 н	ASR2[R/W]H,W 00000000_00000000		ACR2[R/\ XXXXXXXX			
00064Cн	ASR3[R 00000000_	•	ACR3[R/\ XXXXXXXX			
000650н	ASR4[R/W]H,W 00000000_00000000		ACR4[R/\ XXXXXXXX			
000654н	ASB5[B/W]H W		ACR5[R/\ XXXXXXXX			
000658н	ASR6[R 00000000_	•	ACR6[R/\ XXXXXXXX		-	
00065Сн	ASR7[R 00000000_	• '	-	ACR7[R/W]B,H,W XXXXXXXX_XXXXXXX		
000660н	AWR0[R/ 01111111_	• · · ·	AWR1[R/ XXXXXXXX	•	B,H,W	
000664н	AWR2[R/ XXXXXXXX_		AWR3[R/ XXXXXXXX	•		
000668н	AWR4[R/ XXXXXXXX_	• · · ·	AWR5[R/ XXXXXXXX	•		
00066Сн	AWR6[R/ XXXXXXXX_	• · · ·	AWR7[R/ XXXXXXXX_			
000670н						
000674н						
000678н	IOWR0[R/W]B,H,W XXXXXXXX	IOWR1[R/W]B,H,W XXXXXXXX	IOWR2[R/W]B,H,W XXXXXXXX			
00067Сн			· · · · · · · · · · · · · · · · · · ·			
000680н	CSER[R/W]B,H,W 00000001			TCR[W]B,H,W 0000XXXX		
000684н to 0007F8н		Reserved				
0007FCн		MODR[W] *5 XXXXXXXX			Mode register	
000800н to 000AFCн			·		Reserved	

A .1.1		Reg	ister		Dissis
Address –	+0	+1	+2	+3	Block
000В00н	ESTS0[R/W] X0000000	ESTS1[R/W] XXXXXXXX	ESTS2[R] 1XXXXXXX		
000B04н	ECTL0[R/W] 0X000000	ECTL1[R/W] 00000000	ECTL2[W] 000X0000	ECTL3[R/W] 00X00X11	_
000B08н	ECNT0[W] XXXXXXXX	ECNT1[W] XXXXXXXX	EUSA[W] XXX00000	EDTC[W] 0000XXXX	_
000B0Cн	EWF 00000000_				
000B10н	EDTF XXXXXXXXX_			R1[W] _XXXXXXXX	
000B14н					
to 000B1C⊦					
000B20н	XXX		0[W] _XXXXXXXX_XXXX	xxxx	
000B24н	XXX	xxx			
000B28н	XXX		2[W] _XXXXXXXX_XXXX	xxx	DSU
000B2Cн	XXX		3[W] _XXXXXXXX_XXXX	(XXX	(EVA chip only)
000В30н	XXX		4[W] _XXXXXXXX_XXXX	(XXX	_
000В34н	XXX		5[W] _XXXXXXXX_XXXX	(XXX	
000B38н	XXX		6[W] _XXXXXXXX_XXXX	(XXX	
000В3Сн	XXX		7[W] _XXXXXXXX_XXXX	(XXX	_
000В40н	XXX		\[R/W] _XXXXXXXX_XXXX	(XXX	_
000B44н	XXX		I[R/W] _XXXXXXXX_XXXX	(XXX	_
000B48н	XXX		.0[W] _XXXXXXXX_XXXX	(XXX	
000В4Сн	XXX		1[W] _XXXXXXXX_XXXX	(XXX	
000В50н	XXX		R[R/W] _XXXXXXXX_XXXX	(XXX	

Address		Re	gister		Block
Address	+0	+1	+2	+3	BIOCK
000B54н	xxx		R[R/W] x_xxxxxxxxx_xxx	xxxxx	
000B58н					
000B5Cн	xxx		.M1[W] x_xxxxxxxxx_xxx	xxxxx	DSU
000B60H	xxx		/EODM0[W] x_xxxxxxxxx_xxx	xxxxx	(EVA chip only)
000B64н	xxx		/EODM1[W] X_XXXXXXXX_XXX	xxxxx	
000B68⊦	xxx		D0[W] x_xxxxxxxx_xxx	xxxxx	
000B6Cн	xxx		D1[W] x_XXXXXXXX_XXX	xxxxx	
000В70н to 000ВFCн		Reserved			
000С00н		Interrupt controller unit			
000C04н to 000C14н		R-bus test			
000С18н to 000FFCн					Reserved
001000н	xxx		A0[R/W]W X_XXXXXXXX_XXX	xxxxx	
001004н	xxx		A0[R/W]W X_XXXXXXXX_XXX	xxxxx	
001008H	xxx		A1[R/W]W X_XXXXXXXX_XXX	xxxxx	
00100CH	xxx		A1[R/W]W X_XXXXXXXX_XXX	xxxxx	DMAC
001010 _H	XXX		A2[R/W]W X_XXXXXXXX_XXX	xxxxx	
001014н	XXX		A2[R/W]W X_XXXXXXXX_XXX	xxxxx	
001018 _H	XXX		A3[R/W]W X_XXXXXXXX_XXX	xxxxx	
00101Cн	XXX		A3[R/W]W X_XXXXXXXX_XXX	xxxxx	

(Continued)

Address		Reg	ister		Block
Address	+0	+1	+2	+3	BIOCK
001020н	ХХХ	DMASA XXXXX_XXXXXXX	4[R/W]W _XXXXXXXX_XXX	xxxx	DMAC
001024н	ХХХ	DMADA XXXXX_XXXXXXX	4[R/W]W _XXXXXXXX_XXXX	xxxx	DWAC
001028н to 001FFCн					Reserved
007000н	FLCR[R/W] 0110X000				
007004н	FLWC[R/W] 00010011				Flash
007008 н					memory
00700Сн					
007010 н					
007014н to 0070FFн				•	Reserved

*1 : This is a test register. Access is disabled.

*2 : The available area of internal RAM is restricted immediately after a reset is released. This setting therefore needs to be changed before using the internal RAM. In addition, at least one NOP instruction is required immediately after overwriting the setting for the available RAM area.

*3 : This register does not exist on the MB91F353A/353A/352A/351A. Access is disabled.

*4 : The 16 low-order bits (DTC [15 : 0]) of DMACA0 to DMACA4 cannot be byte-accessed.

*5 : This register is accessed by the mode vector fetch. It cannot be accessed during normal operation.

3. Vector table

	Interrup	t number	Interrupt		TBR default	Re-
Interrupt source	10	16	level	Offset	address	source number
Reset	0	00		3FCн	000FFFFCн	
Mode vector	1	01		3F8 н	000FFFF8H	
System reserved	2	02		3F4н	000FFFF4н	
System reserved	3	03		3F0 н	000FFFF0н	
System reserved	4	04		ЗЕСн	000FFFECн	
System reserved	5	05		3E8н	000FFFE8н	
System reserved	6	06		3E4н	000FFFE4н	
Coprocessor absent trap	7	07		3E0 н	000FFFE0н	
Coprocessor error trap	8	08		3DCH	000FFFDCн	
INTE instruction	9	09		3D8н	000FFFD8н	
System reserved	10	0A		3D4н	000FFFD4н	
System reserved	11	0B		3D0н	000FFFD0н	
Step trace trap	12	0C		3ССн	000FFFCCн	
NMI request (tool)	13	0D		3С8 н	000FFFC8н	
Undefined instruction exception	14	0E		3C4н	000FFFC4н	
NMI request	15	0F	15 (F _H) fixed	3С0н	000FFFC0н	
External interrupt 0	16	10	ICR00	3ВСн	000FFFBCн	6
External interrupt 1	17	11	ICR01	3В8 н	000FFFB8н	7
External interrupt 2	18	12	ICR02	3В4н	000FFFB4н	11
External interrupt 3	19	13	ICR03	3В0 н	000FFFB0н	—
External interrupt 4	20	14	ICR04	ЗАСн	000FFFACн	
External interrupt 5	21	15	ICR05	ЗА8 н	000FFFA8н	
External interrupt 6	22	16	ICR06	3А4н	000FFFA4н	
External interrupt 7	23	17	ICR07	ЗАО н	000FFFA0н	—
Reload timer 0	24	18	ICR08	39Сн	000FFF9Cн	8
Reload timer 1	25	19	ICR09	398 н	000FFF98н	9
Reload timer 2	26	1A	ICR10	394н	000FFF94н	10
UART0 (Reception completed)	27	1B	ICR11	390 н	000FFF90н	0
UART1 (Reception completed)	28	1C	ICR12	38С н	000FFF8Cн	1
UART2 (Reception completed)	29	1D	ICR13	388 н	000FFF88н	2
UART0 (Transmission completed)	30	1E	ICR14	384н	000FFF84H	3
UART1 (Transmission completed)	31	1F	ICR15	380 н	000FFF80н	4
UART2 (Transmission completed)	32	20	ICR16	37Сн	000FFF7Cн	5
DMAC0 (end, error)	33	21	ICR17	378 н	000FFF78н	
DMAC1 (end, error)	34	22	ICR18	374н	000FFF74н	

	Interrup	t number	Interrupt	0//	TBR default	Resource
Interrupt source	10	16	level	Offset	address	number
DMAC2 (end, error)	35	23	ICR19	370н	000FFF70н	—
DMAC3 (end, error)	36	24	ICR20	36Сн	000FFF6Cн	
DMAC4 (end, error)	37	25	ICR21	368н	000FFF68H	_
A/D	38	26	ICR22	364н	000FFF64н	15
I ² C	39	27	ICR23	360н	000FFF60н	—
System reserved	40	28	ICR24	35Сн	000FFF5Cн	—
System reserved	41	29	ICR25	358н	000FFF58н	12
SIO 6	42	2A	ICR26	354н	000FFF54н	13
SIO 7	43	2B	ICR27	350н	000FFF50н	14
UART3 (Reception completed)	44	2C	ICR28	34Сн	000FFF4Cн	—
UART3 (Transmission completed)	45	2D	ICR29	348 н	000FFF48H	—
Reload timer 3/main oscillation stabilization wait timer	46	2E	ICR30	344н	000FFF44 _H	_
Timebase timer overflow	47	2F	ICR31	340н	000FFF40H	_
System reserved	48	30	ICR32	33Сн	000FFF3Cн	—
Clock counter	49	31	ICR33	338н	000FFF38H	—
U/D Counter 0	50	32	ICR34	334н	000FFF34н	—
System reserved	51	33	ICR35	330н	000FFF30н	_
PPG 0	52	34	ICR36	32Сн	000FFF2Cн	—
PPG 2	53	35	ICR37	328н	000FFF28н	—
PPG 4	54	36	ICR38	324н	000FFF24н	—
16-bit free-run timer	55	37	ICR39	320н	000FFF20н	—
ICU 0 (capture)	56	38	ICR40	31Сн	000FFF1CH	_
ICU 1 (capture)	57	39	ICR41	318 н	000FFF18н	_
ICU 2/3 (capture)	58	ЗA	ICR42	314н	000FFF14н	—
OCU 0 (match)	59	3B	ICR43	310н	000FFF10H	—
OCU 2 (match)	60	3C	ICR44	30Сн	000FFF0CH	—
System reserved	61	3D	ICR45	308н	000FFF08H	_
System reserved	62	3E	ICR46	304н	000FFF04н	—
Interrupt delay source bit	63	3F	ICR47	300н	000FFF00н	_
System reserved (Used by REALOS)	64	40		2FCн	000FFEFCн	
System reserved (Used by REALOS)	65	41		2F8н	000FFEF8H	_
System reserved	66	42	_	2F4н	000FFEF4H	_
System reserved	67	43		2F0н	000FFEF0H	
System reserved	68	44		2ECн	000FFEECH	—

	Interrup	t number	Interrupt	Offset	TBR default	Resource
Interrupt source	10	16	level	Unset	address	number
System reserved	69	45		2E8н	000FFEE8H	—
System reserved	70	46		2E4н	000FFEE4H	—
System reserved	71	47		2E0н	000FFEE0H	—
System reserved	72	48		2DCн	000FFEDCH	—
System reserved	73	49		2D8н	000FFED8H	—
System reserved	74	4A		2D4н	000FFED4H	—
System reserved	75	4B		2D0н	000FFED0H	—
System reserved	76	4C		2CCн	000FFECCH	—
System reserved	77	4D		2C8н	000FFEC8H	—
System reserved	78	4E		2C4н	000FFEC4H	—
System reserved	79	4F		2С0н	000FFEC0H	—
Used by INT instruction	80 to 255	50 to FF		2ВСн to 000н	000FFEBCн to 000FFC00н	_

PERIPHERAL RESOURCES

1. Interrupt Controller

(1) Description

The interrupt controller manages interrupt reception and arbitration.

Hardware configuration

This module consists of the following components :

- ICR register
- Interrupt priority determination circuit
- Interrupt level and interrupt number (vector) generator
- HOLD request removal request generator
- Main functions

This module has the following major functions :


- Detect NMI and interrupt requests
- Prioritize interrupts (according to level and number)
- Notify interrupt level of selected interrupt request (to CPU)
- Notify interrupt number of selected interrupt request (to CPU)
- Request (to the CPU) to return from stop mode in response to an NMI or interrupt request with interrupt level other than "11111_B"
- · Issue requests to the bus master to cancel HOLD requests

(2) Register list

Interrupt Control Register (ICR)

	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
ICR00	—			ICR4	ICR3	ICR2	ICR1	ICR0
ICR01				ICR4	ICR3	ICR2	ICR1	ICR0
ICR02	_		_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR03	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR04	_		_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR05	_		—	ICR4	ICR3	ICR2	ICR1	ICR0
ICR06		—	—	ICR4	ICR3	ICR2	ICR1	ICR0
ICR07		_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR08	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0
ICR09	—	—	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR10	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0
ICR11	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR12	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR13		_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR14	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR15	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR16	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR17		_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR18	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR19	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR20		_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR21			_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR22		_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR23	_			ICR4	ICR3	ICR2	ICR1	ICR0
ICR24	_		_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR25				ICR4	ICR3	ICR2	ICR1	ICR0
ICR26				ICR4	ICR3	ICR2	ICR1	ICR0
ICR27	_		_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR28	_		_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR29	_		_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR30	_		_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR31				ICR4	ICR3	ICR2	ICR1	ICR0

_	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
ICR32	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0
ICR33	_	_	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR34	_	_		ICR4	ICR3	ICR2	ICR1	ICR0
ICR35	_	_		ICR4	ICR3	ICR2	ICR1	ICR0
ICR36	_	_		ICR4	ICR3	ICR2	ICR1	ICR0
ICR37	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0
ICR38	—		—	ICR4	ICR3	ICR2	ICR1	ICR0
ICR39	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0
ICR40	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0
ICR41	_	—	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR42	—	—	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR43	—	_	—	ICR4	ICR3	ICR2	ICR1	ICR0
ICR44	—		—	ICR4	ICR3	ICR2	ICR1	ICR0
ICR45	—	—	_	ICR4	ICR3	ICR2	ICR1	ICR0
ICR46	—	—	—	ICR4	ICR3	ICR2	ICR1	ICR0
ICR47	_	—	_	ICR4	ICR3	ICR2	ICR1	ICR0
Hold request cancel request register (HRCL)								
HRCL	MHALTI			LVL4	LVL3	LVL2	LVL1	LVLO



2. External Interrupt/NMI Control


(1) Description

The external interrupt control unit is the block that controls external interrupt requests input to $\overline{\text{NMI}}$ and INT0 to INT15. The level that is detected as a request can be selected from "H", "L", rising edge, or falling edge (except for NMI).

Note : The MB91F353A/353A/352A/351A does not have INT8 to INT15.

(2) Register list

	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	-
	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	
External interrupt request register (EIRR)									
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	
	01110								
	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	
Request level settin	ER7	ER6	_	ER4	ER3	ER2	ER1	ER0	
Request level settin	ER7	ER6	_	ER4 bit 12	ER3 bit 11	ER2 bit 10	ER1 bit 9	ER0 bit 8	
Request level settin	ER7	ER6 er (ELV	′R)						
Request level settin	ER7 g regist	ER6 er (ELV bit 14	′R) bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	



3. REALOS-related Hardware


REALOS-related hardware is used by the real-time OS. Therefore, it cannot be used by user programs when REALOS is used.


• Delay interrupt module

(1) Description

The delayed interrupt module generates a task switching interrupt. This module enables software to issue or cancel an interrupt request to the CPU.

(2) Register list







• Bit Search Module

(1) Description

The bit search module searches data written to an input register for "0", "1", or a change point and returns the detected bit position.

(2) Register list





4. 8/16-bit Up/Down Counter


(1) Description

This block is the up/down counter/timer consisting of six event input pins, two 8-bit up/down counter, two 8-bit reload/compare registers, and their control circuit.

The MB91F355A/F356B/F357B/355A/354A/V350A contains 2 channels of 8-bit up/down counter in this block. The MB91F353A/353A/352A/351A contains 1 channel of 8-bit up/down counter in this block. It is not possible to use in 16-bit mode.

This module has the following features.

- 8-bit count register enabling counting from (0)d to (255)d (enabling counting from (0)d to (65535)d in 16 bits \times 1 operation mode)
- Four different count modes available with selectable count clocks



Rising edge detection

Detection at rising edge, falling edge, or both edges

- Edge detection disabled
- The phase difference count mode is suitable for counting encoders such as motor encoders, and facilitates to count the angle of revolution and number of revolutions to a high precision by inputting the A phase, B phase, and Z phase outputs from the encoder
- ZIN pin has two selectable functions (valid in all modes)

ZIN pin ____ Counter clear function

Gate function

• Compare and reload functions that can be used separately or in combination. When both functions are used in combination, up/down counting can be performed at an arbitrary width.

function — Co

Compare function (output interrupt request on compare match)
 Compare function (output interrupt request and clear counter on compare match)

Reload function (output interrupt request and reload on underflow)

Compare/reload function

(output interrupt request and clear counter on compare match; output interrupt request and reload on underflow)


- Compare/reload disabled
- Count direction flag used to identify the preceding count direction
- Capable of independently controlling the generation of interrupts for compare match, reload (underflow), overflow, or on count direction change

(2) Register list


) Register list										
 Up/down count register (UDCR) Up/down count register ch.0 (UDCR0) 										
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
	D07	D06	D05	D04	D03	D02	D01	D00		
Up/down count register ch.1 (UDCR1)*										
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8		
	D15	D14	D13	D12	D11	D10	D09	D08		
Reload compare register (RCR) Reload compare register ch.0 (RCR0)										
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
	D07	D06	D05	D04	D03	D02	D01	D00		
eload compare register ch										
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8		
	D15	D14	D13	D12	D11	D10	D09	D08		
Counter status register Counter status register ch.(CSR0, (CSR1*) bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
	CSTR	CITE	UDIE	CMPF	OVFF	UDFF	UDF1	UDF0		
Counter control register (CCRL) Counter control register ch.0, ch.1 (CCRL0, CCRL1*) bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0										
	Reserved	CTUT	UCRE	RLDE	UDCC	CGSC	CGE1	CGE0		
Counter control register (CCRH) Counter control register ch.0 (CCRH0) bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8										
	M16E	CDCF	CFIE	CLKS	CMS1	CMS0	CES1	CES0		
Counter control register ch.1 (CCRH1)* bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 Reserved CDCF CFIE CLKS CMS1 CMS0 CES1 CES0										
	i iesei veu	CDCF	UNE	ULNO		010130	0231	UE30		
* : Access to the UDCR1, RCR1, CSR1, CCRL1, CCRH1 registers is prohibited on the MB91F353A/353A 352A/351A.										

(3) Block diagram

• 8/16-bit up/down counter (ch.0)



•8/16-bit up/down counter (ch.1)



5. 16-bit Reload Timer

(1) Description

The 16-bit timer consists of a 16-bit down counter, 16-bit reload register, internal clock, clock generation prescaler, and control register.

The clock source can be selected from among three internal clocks (prepared by frequency dividing the machine clock by 2/8/32, and also by 64/128 only for ch.3) and an external event.


The interrupt can be used to initiate a DMA transfer.

The MB91F353A/353A/352A/351A does not have timer outputs (TOT0 to TOT3).

This timer has 4 built-in channels.

(2) Register list

Control status register (TMCSR)										
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8		
	—	—	Reserved	CSL2	CSL1	CSL0	Reserved	Reserved		
(ch.3 only)										
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
	Reserved	—	OUTL	RELD	INTE	UF	CNTE	TRG		
16-bit timer register (TMR)	16-bit timer register (TMR)									
	bit 15							bit 0		
16-bit reload register (TMRLR)										
	bit 15							bit 0		



Note : The MB91F353A/353A/352A/351A does not have external timer outputs (TOT0 to TOT3).

6. PPG (Programmable Pulse Generator)

The PPG can efficiently output highly precise PWM wave forms. The MB91F353A/353A/352A/351A contains 3 channels of PPG timer. The MB91F355A/F356B/F357B/355A/354A/V350A contains 6 channels of PPG timer.

(1) Description

Each channel consists of a 16-bit down counter, 16-bit data register with cycle setting buffer, 16-bit compare register with duty ratio setting buffer, and pin control unit.

The count clocks for the 16-bit down counter can be selected from the following 4 types : (peripheral clock $\phi, \phi/4, \phi/16, \phi/64)$

The counter is initialized to "FFFFH" at a reset or counter borrow.


PPG outputs (PPG0 to PPG5) are provided for each channel.

Note : The MB91F353A/353A/352A/351A contains 3 channels of PPG outputs PPG (0, 2, 4). There is no PPG (1, 3, 5).

(2) Register list

	bit 15	bit 0	
General control register 10 (GCN10)			
General control register 20 (GCN20)			
Timer register (PTMR0 to PTMR5)			
Cycle setting register (PCSR0 to PCSR5)			
Duty setting register (PDUT0)			

(3) Block diagram (overall configuration for 1 channel)



Note : The MB91F353A/353A/352A/351A does not have PPG1, PPG3, PPG5 and external TRG5.

7. U-TIMER (16-bit timer for UART baud rate generation)


(1) Description

The U-TIMER is a 16-bit timer for generating the baud rate for the UART. An arbitrary baud rate can be set depending on the combination of the chip operating frequency and U-TIMER reload value. The MB91F353A/353A/352A/351A contains 4 channels of this timer. The MB91F355A/F356B/F357B/355A/V350A contains 5 channels of this timer.

(2) Register list

	bit 15	bit 8 bit 7	bit 0
U-TIMER register (UTIM)			
Reload register (UTIMR)			
U-TIMER control register (UT	IMC)		

(3) Block diagram



8. UART

(1) Description


The UART is a serial I/O port for asynchronous (start-stop) or CLK synchronous communication. This module has the features listed below.


The MB91F353A/353A/352A/351A contains 4 channels of UART.

The MB91F355A/F356B/F357B/355A/354A/V350A contains 5 channels of UART.

- Full duplex double buffer
- Asynchronous (start-stop synchronized) or CLK synchronized transmission
- Supports multi-processor mode
- Completely programmable baud rate. Arbitrary baud rate set by built-in timer (Refer to the section for "U-timer".)
- Variable baud rate can be input from an external clock.
- Error detection functions(parity, framing, overrun)
- Transmission signal format is NRZ
- UART (ch.0 to ch.2) can start DMA transfers using interrupts (ch.3 and ch.4 cannot start DMA transfers).
- · Capable of clearing DMAC interrupt source by writing to DRCL register

(2) Register list





9. Extended I/O serial interface (SIO)

(1) Description


This block is an 8-bit \times 1 channel serial I/O interface that allows data transfer using clock synchronization. LSB-first or MSB-first transfer mode can be selected for data transfer. The MB91F353A/353A/352A/351A contains 2 channels of this SIO. The MB91F355A/F356B/F357B/355A/V350A contains 3 channels of this SIO.

The serial I/O interface operates in 2 modes :

- Internal shift clock mode : Data is transferred synchronized with the internal clock.
- External shift clock mode : Data is transferred synchronized with a clock supplied via the external pin (SCK). In this mode, data can also be transferred using CPU instructions by operating the general-purpose port that shares the external pin (SCK).

(2) Register list

	bit 15	bit 14								
			bit 13	bit 12	bit 11	bit 10	bit 9	bit 8		
	SMD2	SMD1	SMD0	SIE	SIR	BUSY	STOP	STRT		
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
			—	—	MODE	BDS	—	—		
SIO test register (SES)										
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8		
		_	_	_	_	_	TST1	TST0		
SDR (Serial Data Register) (SDR)										
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
	D7	D6	D5	D4	D3	D2	D1	D0		
SIO prescaler contro	-	•								
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8		
	MD				DIV3	DIV2	DIV1	DIV0		
DMAC interrupt sou										
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
	—	—	—		—	—	—	—		



10. 16-bit free-run timer

(1) Description


The 16-bit free-run timer consists of a 16-bit up counter, control register, and status register. The count values of this timer are used as the base timer for the output compare and input capture modules.

- Four count clock frequencies are available.
- An interrupt can be generated on counter overflow.
- The counter can be initialized upon a match with compare register 0 of the output compare unit, depending on the mode.

(2) Register list

Timer data register (upper) (TCDT)										
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8		
	T15	T14	T13	T12	T11	T10	Т9	Т8		
Timer data register (lower) (TCDT)								
_	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
	T07	T06	T05	T04	T03	T02	T01	T00		
Timer control status	registe	r (lowe	r) (TCC	S)						
-	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
	ECLK	IVF	IVFE	STOP	MODE	CLR	CLK1	CLK0		
-										

(3) Block diagram



11. Input Capture

(1) Description

This module detects the rising or falling edge or both edges of an external input signal and then, stores the value of the 16-bit free-run timer in a register. In addition, the module can generate an interrupt upon detection of an edge.


The input capture module consists of input capture data registers and a control register. Each input capture unit has a corresponding external input pin.

- The detection edge of the external input can be selected from among 3 types.
 - Rising edge
 - Falling edge
 - Both edges
- An interrupt can be generated upon detection of a valid edge in the external input.

(2) Register list

Input capture data register (upper) (IPCP)									
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	
	CP15	CP14	CP13	CP12	CP11	CP10	CP09	CP08	
-									
Input capture data register (lower) (IPCP)									
_	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
	CP07	CP06	CP05	CP04	CP03	CP02	CP01	CP00	
Input capture control	Input capture control register (ICS23)								
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
	ICP3	ICP2	ICE3	ICE2	EG31	EG30	EG21	EG20	
Input capture control	Input capture control register (ICS01)								
_	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
	ICP1	ICP0	ICE1	ICE0	EG11	EG10	EG01	EG00	

(3) Block diagram



12. Output Compare

(1) Description

The output compare module consists of a 16-bit compare register, compare output latch, and control register. When the 16-bit free-run timer value matches the compare register value, the output level is inverted and an interrupt is issued.

The MB91F353A/353A/352A/351A contains 2 channels of this block.

The MB91F355A/F356B/F357B/355A/354A/V350A contains 8 channels of this block.


This module has the following features.

- The output compare is able to operate independent of each of 8 compare register. There are output pins and interrupt flags corresponding to each of the compare registers.
- A pair of compare registers can be used to control the output terminal. The output terminal is reversed by using two compare registers.
- Capable of setting the initial value for each output pin.
- Interrupts can be generated upon a compare match.
- The ch.0 compare register is used as the compare clear register for the 16-bit free-run timer.

(2) Register list

Compare register (O										
Compare register (O	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8		
	C15	C14	C13	C12	C11	C10	C09	C08		
	015	014	013	012	011	010	003	000		
Compare register (OCCP)										
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
	C07	C06	C05	C04	C03	C02	C01	C00		
Output control regis	Output control register (OCS01) bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8									
	_	_	_	CMOD	_	_	OTD1	OTD0		
Output control regis	ter (OC	S23)								
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
	ICP1	ICP0	ICE1	ICE0	—	_	CST1	CST0		

(3) Block diagram



13. I²C Interface

(1) Description


The I²C interface is a serial I/O port supporting the Inter-IC bus, operating as a master/slave device on the I²C bus. It has the following features :

- Master/slave transmission and reception
- Arbitration function
- Clock sync function
- Slave address and general call address detection function
- Transmission direction detection function
- Repeated start condition generation and detection function
- Bus error detection function
- 10-bit/7-bit slave address
- Slave address receive acknowledge control when in master mode
- Support for composite slave addresses
- · Capable of interrupt when a transmission or bus error occurs
- Standard mode (Max 100 kbps)/High speed mode (Max 400 kbps) supported

(2) Register list

Bus control register (IBCR)								
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8
	BER	BEIE	SCC	MSS	ACK	GCAA	INTE	INT
Bus status register (IBSR)			•					
Dus status register (IDSIT)	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
	BB	RSC	AL	LRB	TRX	AAS	GCA	ADT
						_		
10-bit slave address resister (I	,							
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8
						_	TA9	TA8
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
	TA7	TA6	TA5	TA4	TA3	TA2	TA1	TA0
10 bit aloue address most res	inter (ITI		1	I		1		·•
10-bit slave address mask res	•		h# 10	hit 10	h# 11	hit 10	hit O	hit O
	bit 15 ENTB	bit 14 RAL	bit 13	bit 12	bit 11	bit 10	bit 9 TM9	bit 8 TM8
							1100	11110
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
	TM7	TM6	TM5	TM4	ТМ3	TM2	TM1	тмо
7-bit slave address resister (IS	SBA)							
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
	_	SA6	SA5	SA4	SA3	SA2	SA1	SA0
7 hitalaan adducaa waale waai				1		1		
7-bit slave address mask resis			64.40	1.1.40	L.L. A.A.	61.40	L'LO	h.'' O
	bit 15 ENSB	bit 14 SM6	bit 13 SM5	bit 12 SM4	bit 11 SM3	bit 10 SM2	bit 9 SM1	bit 8 SM0
		ONIO	01010		01010	OWE	OWIT	Civio
D/A data register (IDAR)								
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
	D7	D6	D5	D4	D3	D2	D1	D0
Clock control register (ICCR)								
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8
	TEST		EN	CS4	CS3	CS2	CS1	CS0
Clock disable register (IDBL)								
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
	_	_	_	_	_	_	_	DBL
			1			1		

(3) Block diagram



14. A/D converter


(1) Description

The A/D converter converts the analog input voltage into a digital value. It has the following features :

- Conversion time : 1.48 µs minimum per channel
- Employing serial / parallel conversion type for sample and hold circuit.
- 10-bit resolution (switchable between 8 and 10 bits)
- Programmatic selection of the analog input from among 12 channels (The MB91F353A/353A/352A/351A are input 8 channels.)
- Conversion mode
 Single conversion mode : Converts 1 selected channel a single time.
 Scan conversion mode : Scanning conversion of up to 4 channels.
- Converted data is stored in a data buffer (a total of 4 data buffers) .
- An interrupt request to the CPU can be generated upon completion of A/D conversion. The interrupt can be used to start a DMA transfer.
- The startup source can be selected from among software, external trigger (falling edge), and reload timer ch.2 (rising edge).

(2) Register list

	bit 15	bit 8 bi	t 7	bit 0
Control status register (ADCS2/ADCS1)	ADO	CS2	ADCS1	
Conversion time setting register (ADCT)				
Converted data register 0 (ADTH0/ADTL0)	AD	ТНО	ADTL0	
Converted data register 1 (ADTH1/ADTL1)	AD	TH1	ADTL1	
Converted data register 2 (ADTH2/ADTL2)	AD	TH2	ADTL2	
Converted data register 3 (ADTH3/ADTL3)	AD	ТНЗ	ADTL3	



Note : The MB91F353A/353A/352A/351A does not have inputs AN8 to AN11.

15. 8-bit D/A converter


(1) Description

This block contains 3 channels of 8-bit D/A converters and D/A converter registers that can be used to control the independent output of each channel. The block has the following features.

- Power saving function
- 3.3 V interface


Note : The MB91F353A/353A/352A/351A contains 2 channels of D/A converter.

(2) Register list



Note : The MB91F353A/353A/352A/351A does not have DADR2, DACR2.

(3) Block diagram



16. DMAC (DMA Controller)

(1) Description

This module provides direct memory access (DMA) transfers in the FR family devices. The DMAC enables high speed transfers for various data without CPU intervention, thereby improving system performance.

• Hardware configuration

The main components of this module are as follows :


- Independent DMA channels \times 5 channels
- 5 channels independent access control circuits
- 32-bit address registers (Supports reloading : 2 per channel)
- 16-bit transfer count registers (Supports reloading : 1 per channel)
- 4-bit block count registers (1 per channel)
- External transfer request input pins : DREQ0, DREQ1, and DREQ2. For ch.0 to ch.2 only Note : The MB91F353A/353A/352A/351A do not have an external interface.
- External transfer request acceptance output pins : DACK0, DACK1, and DACK2. For ch.0 to ch.2 only **Note** : The MB91F353A/353A/352A/351A do not have an external interface.
- DMA end output pins : DEOP0, DEOP1, and DEOP2. For ch.0 to ch.2 only **Note** : The MB91F353A/353A/352A/351A do not have an external interface.
- Fly-by transfer (memory to I/O and I/O to memory). For ch.0 to ch.2 only Note : The MB91F353A/353A/352A/351A do not support fly-by transfer.
- 2-cycle transfer
- Main functions

This module has the following major functions for data transfer :

- Supports data transfer over multiple independent channels (5 channels)
- (1) Priority order (ch.0 > ch.1 > ch.2 > ch.3 > ch.4)
- (2) Order can be reversed for ch.0 and ch.1
- (3) DMAC activation triggers
 - External dedicated pin input (edge detection/level detection for ch.0 to ch.2 only)
 - Note : The MB91F353A/353A/352A/351A do not have an external interface.
 - Internal peripheral request (Interrupt request sharing, including external interrupts)
 - Software request (register write)
- (4)Transmission mode
 - Demand transfer, burst transfer, step transfer, or block transfer
 - Addressing mode : 32-bit full addressing (increment, decrement, or fixed) (address increment can be in the range - 255 to + 255)
 - Data length : Byte, halfword, or word
 - Single-shot or reload operation selectable

(2) Register Description

			bit 31	bit 0
ch.0 Control/status	Register A	(DMACA0)		
	Register B	(DMACB0)		
ch.1 Control/status	Register A	(DMACA1)		
	Register B	(DMACB1)		
ch.2 Control/status	Register A	(DMACA2)		
	Register B	(DMACB2)		
ch.3 Control/status	Register A	(DMACA3)		
	Register B	(DMACB3)		
ch.4 Control/status	Register A	(DMACA4)		
	Register B	(DMACB4)		
Overall control register	Ū	(DMACR)		
ch.0 Transfer source address regist	er	(DMASA0)		
-		(DMADA0)		
ch.1 Transfer source address regist	er	(DMASA1)		
J. J		(DMADA1)		
ch.2 Transfer source address regist	er	(DMASA2)		
	-	(DMADA2)		
ch.3 Transfer source address regist	er	(DMASA3)		
		(DMADA3)		
ch.4 Transfer source address regist	٥r	(DMASA4)		
Ch.+ Transier source address regist		(DMADA4)		



■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Rating

Parameter	Symbol	Ra	ting	Unit	Remarks
Farameter	Symbol	Min	Max		nemarks
Power supply voltage*1	Vcc	Vss - 0.5	Vss + 4.0	V	*2
Analog power supply voltage*1	DAVC	Vss - 0.5	Vss + 4.0	V	*3
Analog power supply voltage*1	AVcc	Vss - 0.5	Vss + 4.0	V	*3
Analog reference voltage*1	AVRH	Vss - 0.5	Vss + 4.0	V	*3
Input voltage*1	Vı	Vss - 0.5	Vcc + 0.5	V	*8
Input voltage (N-ch open-drain) *1	VIND	Vss - 0.5	Vss + 5.5	V	
Analog pin input voltage*1	VIA	Vss - 0.5	AVcc + 0.5	V	*8
Output voltage*1	Vo	Vss - 0.5	Vcc + 0.5	V	
Maximum clamp current		- 2.0	+ 2.0	mA	*7
Total maximum clamp current	Σ CLAMP		20	mA	*7
"L" level maximum output current	IOL		10	mA	*4
"L" level maximum output current (N-ch open-drain)	Iolnd		20	mA	
"L" level average output current	OLAV		8	mA	*5
"L" level average output current (N-ch open-drain)	IOLAVND		15	mA	
"L" level total maximum output current	ΣΙοι		100	mA	
"L" level total average output current	Σ Iolav		50	mA	*6
"H" level maximum output current	Юн		- 10	mA	*4
"H" level average output current	ОНАУ		- 4	mA	*5
"H" level total maximum output current	ΣІон		- 50	mA	
"H" level total average output current	ΣΙοήαν		- 20	mA	*6
Power consumption	PD		850	mW	
Operating temperature	Та	- 40	+ 85	°C	
Storage temperature	Tstg		+ 125	°C	

*1 : The parameter is based on $V_{\text{SS}} = DAVS = AV_{\text{SS}} = 0$ V.

*2 : Vcc must not be lower than Vss - 0.3 V.

*3 : Be careful not to exceed "Vcc + 0.3 V" , for example, when the power is turned on.


*4 : The maximum output current is the peak value for a single pin.

*5 : The average output current is the average current for a single pin over a period of 100 ms.

*6 : The total average output current is the average current for all pins over a period of 100 ms.

(Continued)

- *7 : Relevant pins : Ports 2, 3, 4, 5, 6, 8, 9, A, H, I, K, M, N, O and AN (A/D input) : MB91F353A/353A/352A/351A Ports 2, 3, 4, 5, 6, 8, 9, A, B, C, G, H, I, J, K, M, N, O, P and AN (A/D input) : MB91F355A/F356B/F357B/355A/354A
 - Use within recommended operating conditions.
 - Use at DC voltage (current).
 - + B signals are input signals that exceed the Vcc voltage.
 - A limiting resistance should always be applied to +B signals by connecting the resistance between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the + B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in low power consumption mode, the + B input potential can increase the potential at the Vcc pin via a protective diode, possibly affecting other devices.
 - Note that if a + B input is applied when the microcontroller is off (not fixed at 0 V), power is supplied through the pin, possibly causing the microcontroller to partially operate.
 - Note that if a + B input is applied when the power supply is turned on, power is supplied through the pin, possibly resulting in a power-supply voltage at which power-on reset does not work.
 - Ensure that a + B input pin does not form an open circuit.
 - Note that analog I/O pins other than the A/D input pins (such as the LCD drive and comparator input pins) cannot input + B.



• Sample recommended circuits :

- *8 : VI must not exceed the rated voltage. However, If the maximum current to/from an input is limited by some means using external components, the ICLAMP rating supersedes the VI rating.
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Other than MB91F356B/F357B)

(V_{ee})	= DAVS =		0 V)
	= DAVS =	Avss =	U V)

Parameter	Symbol	Va	lue	Unit	Remarks
Faidilietei	Symbol	Min	Max	Om	nemarks
Power cupply voltage	Vcc	3.0	3.6	V	During normal operation
Power supply voltage	Vcc	3.0	3.6	V	Hold RAM status at stop
Analog power supply voltage	DAVC	Vss - 0.3	Vss + 3.6	v	
Analog power supply vollage	AVcc	Vss - 0.3	Vss + 3.6	v	
Analog reference voltage	AVRH	AVss	AVcc	V	
Operating temperature	Та	- 40	+ 85	°C	

(MB91F356B/F357B only)

(Vss = DAVS = AVss = 0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Farameter	Symbol	Min	Max	Unit	nelliarks
Power supply voltage	Vcc	2.7	3.6	V	During normal operation
	Vcc	2.7	3.6	V	Hold RAM status at stop
	Vcc	3.0	3.6	V	When writing or erasing Flash memory
Analog power supply veltage	DAVC	Vss - 0.3	Vss + 3.6	V	
Analog power supply voltage	AVcc	Vss - 0.3	Vss + 3.6	v	
Analog reference voltage	AVRH	AVss	AVcc	V	
		- 40	+ 85	°C	
Operating temperature	Та	0	+70	°C	When writing or erasing Flash memory*

* : Including the F355A/F353A

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

 $(V_{CC} = 3.0 V \text{ to } 3.6 V, V_{CC} = 2.7 V \text{ to } 3.6 V (MB91F356B/F357B \text{ only}), V_{SS} = DAVS = AV_{SS} = 0 V, Ta = -40 \degree C \text{ to } +85 \degree C)$

Parameter	Cumhal	Din nomo	Conditions		Value		Unit	Domorko
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
	Vih	Port 2, 3, 4, 5, 6, 9, A		Vcc×				MB91F353A/353A/ 352A/351A
	VIH	Port 2, 3, 4, 5, 6, 9, A, B, C		0.65			V	MB91F355A/F356B/ F357B/355A/354A
"H" level input voltage	Vihs	Port 8, H, I, M, N, O, MD0, MD1, MD2, INIT, MMI				Vcc + 0.3		Hysteresis input MB91F353A/353A/ 352A/351A
	VIHS	Port 8, G, H, I, M, N, O, P, MD0, MD1, MD2, INIT, NMI		Vcc × 0.8	_	5.25		Hysteresis input MB91F355A/F356B/ F357B/355A/354A
	Vihst	Port K, L						Hysteresis input with- stand voltage of 5 V MB91F353A/353A/ 352A/351A
	VINOT	Port J, K, L				0.20		Hysteresis input with- stand voltage of 5 V MB91F355A/F356B/ F357B/355A/354A
	VIL	Port 2, 3, 4, 5, 6, 9, A				$V_{\rm CC} imes 0.25$		MB91F353A/353A/ 352A/351A
	VIL	Port 2, 3, 4, 5, 6, 9, A, B, C				Vcc × 0.25		MB91F355A/F356B/ F357B/355A/354A
	Mula	Port 8, H, I, M, N, O, MD0, MD1, MD2, INIT, MMI	- - -			- Vcc × 0.2	v	Hysteresis input MB91F353A/353A/ 352A/351A
"L" level input voltage	Vils	Port 8, G, H, I, M, N, O, P, MD0, MD1, MD2, INIT, NMI		Vss				Hysteresis input MB91F355A/F356B/ F357B/355A/354A
	Vilst	Port K, L						Hysteresis input with- stand voltage of 5 V MB91F353A/353A/ 352A/351A
		Port J, K, L						Hysteresis input with- stand voltage of 5 V MB91F355A/F356B/ F357B/355A/354A

Deveneter	0 milest	Din nome	Conditi			Value		11	Demerke		
Parameter	Symbol	Pin name	Conditi	ions	Min	Тур	Max	Unit	Remarks		
"H" level output voltage	Vон	Port 2, 3, 4, 5, 6, 8, 9, A, H, I, J, K, M, N, O Port 2, 3, 4, 5, 6, 8, 9, A, B, C, G, H, I, J, K, M, N, O, P	- Vcc = 3.0 V, Іон = -4.0 mA		Vcc - 0.5		Vcc	v	MB91F353A/ 353A/352A/351A MB91F355A/ F356B/F357B/ 355A/354A		
"L" level output voltage	V _{OL1}	Port 2, 3, 4, 5, 6, 8, 9, A, H, I, K, M, N, O Port 2, 3, 4, 5, 6, 8, 9, A, B, C, G, H, I, J, K, M, N, O, P	$V_{CC} = 3.0 V,$ $I_{OL} = 4.0 mA$ $V_{CC} = 3.0 V,$ $I_{OL} = 15.0 mA$				Vss	_	0.4	v	MB91F353A/ 353A/352A/351A MB91F355A/ F356B/F357B/ 355A/354A
	V _{OL2}	Port L							N-ch open-drain		
Input leak current (High-Z Output Leakage Current)	lu	All input pin	Vcc = 3.6 V, 0 <vı <vcc<="" td=""><td>- 5</td><td></td><td>+ 5</td><td>μA</td><td></td></vı>		- 5		+ 5	μA			
Pull-up resistance	Rup	Setting pin INIT, Pull Up	Vcc = 3.6 V Vı = 0.45 V		25	50	200	kΩ			
				Flash		160	220		MB91F353A/ 353A/352A/351A Multiply by 4RUN When operating		
Power		Icc Vcc	fc = 12.5 MHz,	MASK		125	150		at CLKB : 50 MHz CLKT : 25 MHz CLKP : 25 MHz		
supply current	ICC		Vcc = 3.3 V	Flash		85 100		MB91F353A/ 353A/352A/351A Multiply by 2RUN When operating			
				MASK 75 90			at CLKB : 25 MHz CLKT : 25 MHz CLKP : 12.5 MHz				

 $(V_{CC} = 3.0 V \text{ to } 3.6 V, V_{CC} = 2.7 V \text{ to } 3.6 V (MB91F356B/F357B \text{ only}), V_{SS} = DAVS = AV_{SS} = 0 V, Ta = -40 \degree C \text{ to } +85 \degree C)$

$(V_{cc} = 3.0 V \text{ to } 3.6 V, V_{cc} = 2.7 V \text{ to } 3.6 V)$	$(MB91F356B/F357B \text{ only}), V_{SS} = DAVS = AV$	$ss = 0$ V, $Ta = -40 \circ C$ to $+85 \circ C$)
(··· ··· · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	

Deremeter	Cumbal	Din nomo	Conditions		Value		llait	Demoriko			
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks			
	Icc						220	MB91F355A/ F356B/F357B/ 355A/354A Multiply by 4RUN When operating at CLKB : 50 MHz CLKT : 25 MHz CLKP : 25 MHz			
Power supply current	lccs	Vcc	fc = 12.5 MHz, Vcc = 3.3 V		100	140	mA	MB91F353A/ 353A/352A/351A Multiply by 4RUN When operating at CLKB : 50 MHz CLKT : 25 MHz CLKP : 25 MHz MB91F355A/ F356B/F357B/ 355A/354A Sleep CLKP : When op- erating at 25 MHz			
	Іссн		Ta = + 25 °C, Vcc = 3.3 V		1	100	μA	At stop			
	lcc∟		Ta = +25 °C, fc = 32.768 kHz, Vcc = 3.3 V		0.3	3.0	mA	Sub RUN When operating at CLKB : 32.768 kHz CLKT : 32.768 kHz CLKP : 32.768 kHz			
	Iccls			fc = 32.768 kHz,	fc = 32.768 kHz,	fc = 32.768 kHz,		0.2	2.0		Sub-sleep When operating at CLKP : 32.768 kHz
	Ісст	1			5	120	μA	When operating in watch mode (Main Off, STOP)			
Input capacitance	Сін	Other than Vcc, Vss, AVcc, AVss, DAVC, DAVS	_	_	5	15	pF				

4. AC Characteristics


(1) Clock Timing

Parameter	Cumbal	Pin	Conditions		Value		Unit	Remarks
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
Clock frequency	fc			10		12.5	MHz	MAIN PLL (When operating at max
Clock cycle time	tc	X0, X1		80		100	ns	internal frequency (50 MHz) = 12.5 MHz self-oscillation with × 4 PLL)
Clock frequency	fc			10		25	MHz	MAIN self-oscillation (frequency-halved input)
	fср		When a minimum			50		CPU
Internal operating clock frequency	fcpp		value of 12.5 MHz is input as the X0 clock frequency and x4 multiplication is set for the PLL of the	2.94*		25	MHz	Peripheral
	fсрт					25		External bus
	tcp			20				CPU
Internal operating clock cycle time	tcpp			40		340*	ns	Peripheral
	tсрт		oscillator circuit	40				External bus
Clock frequency	fc	X0A, X1A		30	32.768	35 kHz		SUB self-oscillation
Clock cycle time	tc			28.6	30.51	33.3	μs	
Input clock pulse width	_	X0, X1	Рwн/tc Pw∟/tc	40		60	%	
Internal operating clock frequency	fcp, fcpp, fcpt		When a standard value of 32.768 kHz is	2*]	32.768	kHz	
Internal operating clock cycle time	tср, tсрр, tсрт		input as the X0A clock frequency	30.51		500*	μs	


(Vcc = 3.0 V to 3.6 V, Vcc = 2.7 V to 3.6 V (MB91F356B/F357B only) , V_{SS} = DAVS = AV_{SS} = 0 V, Ta = - 40 $^\circ C$ to + 85 $^\circ C$)

* : The values assume a gear cycle of 1/16.


• Conditions for measuring the clock timing ratings




• Operation Guaranteed Range (Other than MB91F356B/F357B)



• External/internal clock setting range



- Notes : When the PLL is used, the external clock input must fall between 10.0 MHz and 12.5 MHz.
 - Set the PLL oscillation stabilization wait time longer than 454.5 $\mu s.$
 - The internal clock gear setting should not exceed the relevant value in the table in "(1) Clock timing ratings".



(2) Clock Output Timing

 $(V_{CC}=3.0~V~to~3.6~V,~V_{CC}=2.7~V~to~3.6~V~(MB91F356B/F357B~only)$, $V_{SS}=DAVS=AV_{SS}=0~V,~Ta=-40~^\circ C+85~^\circ C)$

Perometer	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks	
Parameter	Symbol	Fin name	Conditions	Min	Max	Unit	neillaiks	
Cycle time	tcvc	MCLK*₄ SYSCLK		tсрт		ns	*1	
$SYSCLK \uparrow \to SYSCLK \downarrow$	tchcL	MCLK*₄ SYSCLK		teve – 5	tcvc + 5	ns	*2	
$SYSCLK \downarrow \to SYSCLK \uparrow$	tсьсн	MCLK*₄ SYSCLK		teve – 5	tcvc + 5	ns	*3	


*1 : toyc is the frequency of one clock cycle after gearing.

*2 : This value is the rating when the gear ratio is set to \times 1. For the ratings when the gear ratio is set to 1/2, 1/4 or 1/8, substitute 1/2, 1/4 or 1/8 for n in the following equation.

 $(1 / 2 \times 1 / n) \times t$ cyc – 10

- *3 : This value is the rating when the gear ratio is set to \times 1.
- *4 : The MB91F353A/353A/352A/351A does not have MCLK pin. In the following AC characteristics, MCLK is equal to SYSCLK.

Note : tCPT represents the internal operating clock cycle time. Refer to "(1) Clock Timing".




(3) Reset Ratings

(Vcc = 3.0 V to 3.6 V, Vcc = 2.7 V to 3.6 V (MB91F356B/F357B only) , Vss = DAVS = AVss = 0 V, Ta = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Conditions	Va	Unit	
Farameter	Symbol		Conditions	Min	Max	Onit
INIT input time (at power-on)	tintl	INIT		$t_c imes 10$		ns
INIT input time (other than at power-on)	LINIL			$t_c imes 10$		ns

Note : tc represents the clock cycle time. Refer to "(1) Clock Timing".



(4) Normal Bus Access Read/Write Operation

• MB91F353A/353A/352A/351A


(Vcc = 3.0 V to 3.6 V, Vss = DAVS = AVss = 0 V, Ta = $-$	- 40 °C to	+ 85 °C)
--	------------	----------

Parameter	Symbol	Pin name	Conditions		Value	Unit	Remarks
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks
$\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ setup	tcslch		AWRxL:W02=0	3			*3
	t CSDLCH	$\frac{\text{SYSCLK}}{\text{CS0}} \text{ to } \frac{\text{CS3}}{\text{CS3}}$	AWR0L : W02 = 1	- 3			5
CS0 to CS3 hold	tснсян				tcvc / 2 + 6		
	tasch	SYSCLK, A20 to A00 ^{*4}					
Address setup	tasw∟	WR0, WR1, A20 to A00 ^{*4}					
	t asrl	RD, A20 to A00 ^{*4}		3			
	tснах	SYSCLK, A20 to A00 ^{*4}			tcvc / 2 + 6		
Address hold	twhax	WR0, WR1, A20 to A00 ^{*4}					
	t RHAX	RD, A20 to A00 ^{*4}					
Valid address \rightarrow Valid data input time	tavdv	A20 to A00 [*] 4, D31 to D16			$3/2 \times t_{CYC} - 15$	ns	*1 *2
WR0, WR1 delay time	t cнw∟	SYSCLK,	—		6		
WR0, WR1 delay time	tснwн	WR0, WR1			•		
WR0, WR1 minimum pulse width	tw∟wн	$\overline{WR0}, \overline{WR1}$		tcvc – 5			
Data setup $\rightarrow \overline{\text{WRx}} \uparrow$	t _{DSWH}	WR0, WR1,		tcyc			
$\overline{WRx} \uparrow \rightarrow Data$ hold time	twhdx	D31 to D16		3			
RD delay time	tCHRL	SY <u>SC</u> LK,			6		
RD delay time	tchrh	RD					
$\overline{\text{RD}} \downarrow \rightarrow \text{Valid data input}$ time	t RLDV	RD,			tcvc – 10		*1
Data setup $\rightarrow \overline{RD} \uparrow Time$	t dsrh	D31 to D16		10			
$\overline{RD} \uparrow \rightarrow Data$ hold time	t RHDX			0	—		
RD minimum pulse width	trlrh	RD		$t_{\text{CYC}} - 5$			
AS setup	t ASLCH	SY <u>SC</u> LK,		3			
AS hold	t CHASH	AS		5	tcvc / 2 + 6		

*1 : When the bus timing is delayed by automatic wait insertion or RDY input, add the time (tcvc × the number of cycles added for the delay) to this rating.

- *2 : This value is the rating when the gear ratio is set to $\times 1$. For the ratings when the gear ratio is set to between 1/2 to 1/16, substitute 1/2 to 1/16 for n in the following equation. Calculation expression : $3/(2n) \times t_{CYC} - 15$
- *3 : AWRxL : Area Wait Register
- *4 : The MB91F353A/353A/352A/351A does not have A23 to A21.

Note : toyc represents the cycle time. Refer to "(2) Clock Output Timing".



• MB91F355A/F356B/F357B/355A/354A

Value Symbol Pin name Conditions Unit Parameter Remarks Min Max AWRxL*3: W02 = 0 3 **t**CSLCH ns CS0 to CS3 setup MCLK, AWR0L : W02 = 1 - 3 tcsdlch ns CS0 to CS3 CS0 to CS3 hold 3 $t_{CYC}/2 + 6$ tснсян ns MCLK, 3 **t**ASCH ns A23 to A00*4 WR0, WR1, Address setup 3 **t**ASWL ns A23 to A00*4 RD. 3 **t**ASRL ns A23 to A00*4 MCLK. 3 $t_{CYC}/2 + 6$ **t**CHAX ns A23 to A00*4 WR0, WR1, Address hold 3 **t**whax ns A23 to A00*4 RD, 3 **t**RHAX ____ ns A23 to A00*4 Valid address \rightarrow A23 to A00^{*4}. $3/2\times$ *1 tavdv ns D31 to D16 *2 Valid data input time tcyc - 15 WR0, WR1 delay time 6 **t**CHWL MCLK. ns WR0, WR1 delay time WR0. WR1 tchwh 6 ns WR0. WR1 minimum WR0, WR1 twlwh tcyc – 5 ns pulse width Data setup → WRx ↑ WR0, WR1, t_{DSWH} tcyc ns $\overline{\text{WRx}} \uparrow \rightarrow \text{Data hold time}$ D31 to D16 3 **t**whdx ns RD delay time **t**CHRL 6 MCLK. ns RD RD delay time 6 tchrh ns ____ $\overline{\mathsf{RD}} \downarrow \rightarrow$ *1 tcyc - 10 trldv ns Valid data input time $3.0 \text{ V} \leq \text{Vcc} \leq 3.6 \text{ V}$ 10 RD, ns Data setup $\rightarrow \overline{RD} \uparrow$ time D31 to D16 **t**DSRH MB91F356B/ $2.7 \text{ V} \le \text{Vcc} < 3.0 \text{ V}$ 15 ns F357B only $\overline{RD} \downarrow \rightarrow Data hold time$ 0 tRHDX ns RD minimum pulse width RD trlrh tcyc – 5 ns AS setup 3 **t**ASLCH MCLK. ns AS AS hold 3 tchash $t_{CYC}/2 + 6$ ns

 $(V_{CC}=3.0 \ V \ to \ 3.6 \ V, \ V_{CC}=2.7 \ V \ to \ 3.6 \ V \ (MB91F356B/F357B \ only) \ , \\ V_{SS}=DAVS=AV_{SS}=0 \ V, \ Ta=-40^\circ C \ to \ +85^\circ C)$


*1: When the bus timing is delayed by automatic wait insertion or RDY input, add the time (tcvc × the number of cycles added for the delay) to this rating.

*2 : This value is the rating when the gear ratio is set to $\times 1$. For the ratings when the gear ratio is set to between 1/2 to 1/16, substitute 1/2 to 1/16 for n in the following equation.

Calculation expression : $3/(2n) \times t_{CYC} - 15$

- *3 : AWRxL : Area Wait Register
- *4 : The MB91F353A/353A/352A/351A does not have A23 to A21.

Note : toyo represents the cycle time. Refer to "(2) Clock output timing".




(5) Multiplex Bus Access Read/Write Operation $(V_{\rm CC}=3.0~V~to~3.6~V,~V_{\rm CC}=2.7~V~to~3.6~V~(MB91F356B/F357B~only)~,$

			Vss = DAVS	· ·	$a = -40 ^{\circ}C$ to	
Parameter	Symbol	Pin name	Conditions	Va	Unit	
Farameter	Symbol	Finnanie	conditions	Min	Мах	Onit
A15 to A00 Address AUDI setup time \rightarrow SYSCLK \uparrow	tasch	SYSCLK,		3		ns
SYSCLK $\uparrow \rightarrow$ A15 to A00 Address AUDI hold time	tснах	D31 to D16		3	tcvc/2 + 6	ns
A15 to A00 Address AUDI setup time $\rightarrow \overline{AS} \uparrow$	tasash	SYSCLK,		12	_	ns
AS ↑ → A15 to A0 0 Address AUDI hold time	tashax	D31 to D16		tovo – 3	teve + 3	ns

Notes : •This rating is not guaranteed when the CS $\rightarrow \overline{RD}/\overline{WR}$ Setup Delay setting by AWR : bit1 is "0".


- Beside this rating, normal bus interface ratings are applicable.
- toyc represents the cycle time. Refer to "(2) Clock Output Timing".



(6) Ready Input Timings

$(V_{\rm CC}=3.0~V~to~3.6~V,~V_{\rm CC}=2.7~V~to~3.6~V~(MB91F356B/F357B~only)$,
$V_{SS} = DAVS = AV_{SS} = 0$ V, $Ta = -40$ °C to $+85$ °C)

Parameter	Symbol	Pin name	Conditions	Va	Unit	
Falameter	Symbol	Fininame	Conditions	Min	Max	Unit
RDY setup time \rightarrow SYSCLK	trdys	SYSCLK, RDY		15		ns
SYSCLK $\uparrow \rightarrow$ RDY hold time	trdyh	SYSCLK, RDY		0		ns




(7) Hold Timing

 $(V_{CC}=3.0~V~to~3.6~V,~V_{CC}=2.7~V~to~3.6~V~(MB91F356B/F357B~only)$, $V_{SS}=DAVS=AV_{SS}=0~V,~Ta=$ - 40 $^{\circ}C$ to ~+ 85 $^{\circ}C)$

		1		-		,
Parameter	Symbol	Pin name	Conditions	Va	Unit	
Falameter	Symbol	Finname	Conditions	Min	Max	Onit
BRQ setup time \rightarrow SYSCLK \uparrow	t brqs	SYSCLK,		15		ns
SYSCLK ↑ → BRQ hold time	t brqh	BRQ	_	0	_	ns
BGRNT delay time	tchbgl	SYSCLK,		tcvc / 2 - 6	tcvc / 2 + 6	ns
BGRNT delay time	tснвдн	BGRNT		tcvc / 2 - 6	tcvc / 2 + 6	ns
Pin floating $\rightarrow \overline{\text{BGRNT}}$ fall time	txzвgl	BGRNT, D31 to D16,		tcvc – 10	tcvc + 10	ns
BGRNT ↑ → Pin valid time	tвднхv	$\frac{A23}{CS3} \text{ to } \frac{A00}{CS0}^*$		tcvc – 10	tcyc + 10	ns

*: These only apply in the case where the SREN bit of the area select register (ACR) is set to "1".

Notes : • It takes 1 cycle or more from when BRQ is captured until GBRNT changes. • tcyc represents the cycle time. Refer to "(2) Clock Output Timing".




(8) UART, SIO Timing

	0		Vŝ		= Avss = 0 lue	v, ia =	= − 40 °C to + 85 °C)	
Parameter	Sym- bol	Pin name	Conditions	Min	Max	Unit	Remarks	
Serial clock	tscyc	SCK0 to SCK3, SCK6, SCK7		8 t _{CPP}	Wax		MB91F353A/353A/ 352A/351A	
Cycle time	LSCYC	SCK0 to SCK7		O ICPP			MB91F355A/F356B/ F357B/355A/354A	
$SCK \downarrow \rightarrow SO$ delay time	tslov	SCK0 to SCK3, SCK6, SCK7, SO0 to SO3, SO6, SO7		- 80	+ 80		MB91F353A/353A/ 352A/351A	
		SCK0 to SCK7, SO0 to SO7					MB91F355A/F356B/ F357B/355A/354A	
Valid SI → SCK \uparrow	tıvsн	SCK0 to SCK3, SCK6, SCK7, SI0 to SI3, SI6, SI7	Internal shift lock	100		ns	MB91F353A/353A/ 352A/351A	
		SCK0 to SCK7, SI0 to SI7	mode				MB91F355A/F356B/ F357B/355A/354A	
SCK $\uparrow \rightarrow$ valid SIN hold	tsнıx	SCK0 to SCK3, SCK6, SCK7, SI0 to SI3, SI6, SI7		60			MB91F353A/353A/ 352A/351A	
time		SCK0 to SCK7, SI4, SI5			_		MB91F355A/F356B/ F357B/355A/354A	
serial clock	tshsl	SCK0 to SCK3, SCK6, SCK7					MB91F353A/353A/ 352A/351A	
"H" pulse width	LOHOL	SCK0 to SCK7		4 t _{CPP}			MB91F355A/F356B/ F357B/355A/354A	
serial clock	tslsh	SCK0 to SCK3, SCK6, SCK7					MB91F353A/353A/ 352A/351A	
"L" pulse width	LOLON	SCK0 to SCK7					MB91F355A/F356B/ F357B/355A/354A	
$SCK \downarrow \rightarrow SO$ delay time	tslov	SCK0 to SCK3, SCK6, SCK7, SO0 to SO3, SO6, SO7		_	150		MB91F353A/353A/ 352A/351A	
		SCK0 to SCK7, SO0 to SO7	External				MB91F355A/F356B/ F357B/355A/354A	
Valid SI → SCK \uparrow	tıvsн	SCK0 to SCK3, SCK6, SCK7, SI0 to SI3, SI6, SI7	shift clock mode				MB91F353A/353A/ 352A/351A	
		SCK0 to SCK7, SI0 to SI7		60			MB91F355A/F356B/ F357B/355A/354A	
SCK $\uparrow \rightarrow$ valid SIN hold	tsнıx	SCK0 to SCK3, SCK6, SCK7, SI0 to SI3, SI6, SI7		00			MB91F353A/353A/ 352A/351A	
time		SCK0 to SCK7, SI0 to SI7					MB91F355A/F356B/ F357B/355A/354A	

(Vcc = 3.0 V to 3.6 V, Vcc = 2.7 V to 3.6 V (MB91F356B/F357B only) , V_{SS} = DAVS = AVss = 0 V, Ta = - 40 $^\circ$ C to + 85 $^\circ$ C)

Notes : • Above rating is for CLK synchronous mode.

• tCPP represents the peripheral clock cycle time. Refer to "(1) Clock Timing".




(9) Free-run timer Clock, PPG Timer Input Timing

(Vcc=3.0~V~to~3.6~V,~Vcc=2.7~V~to~3.6~V~(MB91F356B/F357B~only) , $V_{SS}=DAVS=AV_{SS}=0~V,~Ta=-40~^\circC~to~+85~^\circC)$

_				Va	ue		Remarks	
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit		
	.	FRCK, TRG0 to TRG4, AIN0, BIN0, ZIN0					MB91F353A/353A/ 352A/351A	
Input pulse width	tπw⊢ tπw∟	FRCK, TRG0 to TRG5, AIN0, AIN1, BIN0, BIN1, ZIN0, ZIN1		2 t _{CPP}		ns	MB91F355A/F356B/ F357B/355A/354A	

Note : t_{CPP} represents the peripheral clock cycle time. Refer to "(1) Clock Timing".




(10) Trigger Input Timing

(Vcc = 3.0 V to 3.6 V, Vcc = 2.7 V to 3.6 V (MB91F356B/F357B only) , V_{SS} = DAVS = AV_{SS} = 0 V, Ta = - 40 $^\circ$ C to + 85 $^\circ$ C)

Parameter	Symbol Pin name C		Conditions	Va	Unit	
Falametei			Conditions	Min	Max	
A/D activation trigger input time	tатgx	ATG		5 t _{CPP}		ns
Input capture input trigger	tinp	IN0 to IN3		5 tcpp		ns

Note : tcpp represents the peripheral clock cycle time. Refer to "(1) Clock Timing".



(11)DMA controller timing^{*1}

• For edge detection (block/step transfer mode, burst transfer mode)

 $(V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, V_{CC} = 2.7 \text{ V to } 3.6 \text{ V} (MB91F356B/F357B only)$,

	$V_{SS} = DAVS = AV_{SS} = 0 V, Ta = -40^{\circ}C to + 85^{\circ}C)$									
Parameter	Symbol Pin name		Conditions	Va	Unit					
Parameter			Conditions	Min	Max	Onit				
DREQ Input pulse width	t DRWL	DREQ0 to DREQ2		2 t cyc*2	—	ns				
DREQ Input pulse width	toswн	DSTP0 to DSTP2		2 tcyc*2	_	ns				

*1 : The MB91F353A/353A/352A/351A does not have this standard.

*2 : teye becomes tep when fept is greater than fep.

• For level detection (demand transfer mode)

 $(V_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, V_{cc} = 2.7 \text{ V to } 3.6 \text{ V} (MB91F356B/F357B only) , V_{ss} = DAVS = AV_{ss} = 0 \text{ V}, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol Pin name		Conditions	Va	Unit	
Farameter	Symbol	Fill hame	Conditions	Min	Max	Unit
DREQ setup time	tors	MCLK, DREQ0 to DREQ2		15		ns
DREQ hold time	t drh	MCLK, DREQ0 to DREQ2		0.0	—	ns
DSTP setup time	t dstps	MCLK, DSTP0 to DSTP2		15	—	ns
DSTP hold time	t dstph	MCLK, DSTP0 to DSTP2		0.0		ns


Common operation mode

(Vcc=3.0~V~to~3.6~V,~Vcc=2.7~V~to~3.6~V~(MB91F356B/F357B~only) , $Vss=DAVS=AVss=0~V,~Ta=-40^\circ C~to~+85^\circ C)$

Deveneter	Cumbal		Conditions	Va	lue	11	Demerke
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks
	t DALCH		AWRxL* :	3		ns	CS timing
	LDALCH	MOLK	W02 = 0		6	ns	FR30 compatible
DACK delay time	t dadlch	MCLK, DACK0 to	AWR0L :	- 3		ns	CS timing
DAOK delay time		DACK2	W02 = 1		6	ns	FR30 compatible
	tсндан				tcvc/2 + 6	ns	CS timing
				—	6	ns	FR30 compatible
	t delch	MCLK, DEOP0 to DEOP2	AWR0L : W02 = 0	3	—	ns	CS timing
				—	6	ns	FR30 compatible
DEOP delay time	t DEDLCH		AWRxL* : W02 = 1	- 3	—	ns	CS timing
				—	6	ns	FR30 compatible
	tснрен			_	tcyc/2 + 6	ns	CS timing
	ICHDEH			—	6	ns	FR30 compatible
IORD delay time	tchirl	MCLK,		—	6	ns	
	tchirh	IORD			6	ns	
IOWR dolay time	t chiw∟	MCLK,		—	6	ns	
IOWR delay time	tсніwн	IOWR			6	ns	
IORD minimum pulse width	tirlirh	IORD		12	—	ns]
IOWR minimum pulse width	tıw∟ıwн	IOWR		12		ns	

* : AWRxL : Area Wait Register.

Note : tcyc represents the cycle time. Refer to "(2) Clock output timing".



(12) I²C Timing


(Vcc = 3.0 V to 3.6 V, Vcc = 2.7 V to 3.6 V (MB91F356B/F357B only) , Vss = DAVS = AVss = 0 V, Ta = -40 °C to +85 °C)

Demonster	Our the st	O an alitic m	Standar	d-mode	Fast-n	node*4	11
Parameter	Symbol	Condition	Min	Max	Min	Max	Unit
SCL clock frequency	fsc∟		0	100	0	400	kHz
Hold time (repeated) START condition $SDA\downarrow \rightarrow SCL\downarrow$	t hdsta		4.0	_	0.6	_	μs
"L" width of the SCL clock	t∟ow	tLOW		—	1.3		μs
"H" width of the SCL clock	tніgн		4.0	—	0.6		μs
Set-up time for a repeated START condition SCL $\uparrow \rightarrow$ SDA \downarrow	t susta	R = 1.0 kΩ,	4.7		0.6		μs
Data hold time SCL↓→SDA↓↑	t hddat	$C = 50 \text{ pF}^{*1}$	0	3.45* ²	0	0.9* ³	μs
Data set-up time SDA↓↑→SCL↑	tsudat		250		100	_	ns
Set-up time for STOP condition SCL↑→SDA↑	tsusto		4.0	_	0.6		μs
Bus free time between a STOP and START condition	teus		4.7		1.3		μs

*1 : R,C : Pull-up resistance and load capacitance of the SCL and SDA lines.

*2 : The maximum thodat only has to be met if the device does not extend the "L" width (tLow) of the SCL signal.

- *3 : A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, but the requirement $t_{SUDAT} \ge 250$ ns must then be met.
- *4 : For use at over 100 kHz, set the machine clock to at least 6 MHz.



5. Electrical Characteristics for the A/D Converter

• MB91F353A/353A/352A/351A

 $(V_{CC} = AV_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, \text{ AVRH} = 3.0 \text{ V to } 3.6 \text{ V}, \text{ V}_{SS} = DAVS = AV_{SS} = 0 \text{ V}, \text{ Ta} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Sym-	Pin		Value		Unit	Remarks
Faiametei	bol	name	Min	Тур	Мах	Unit	nemarks
Resolution			—		10	bit	
Total error *1			- 5.0		+ 5.0		
Nonlinear error *1			- 3.5		+ 3.5		
Differential linear error *1			- 2.5		+ 2.5	LSB	At AVcc = 3.3 V,
Zero transition voltage *1		AN7	AVRL - 2.0	AVRL + 1.0	AVRL + 6.0		AVRH = 3.3 V
Full-transition voltage *1		to AN0	AVRH – 5.5	AVRH + 1.5	AVRH + 3.0		
Conversion time			1.48* ²	—	300	μs	
Analog power supply	la	AVcc		7		mA	
current (analog + digital)	Ан	AVCC			5		At STOP
Reference power supply current	IR	AVRH		470	_	μA	At AVRH = 3.0 V, AVRL = 0.0 V
(between AVRH and AVRL)	IRH				10		At STOP
Analog input capacitance		AN7		40		pF	
Interchannel disparity		to AN0			4	LSB	

*1 : Measured in the CPU sleep state

*2 : When the peripheral resource clock frequency is 25.0 MHz, set the Conversion Time Setting Register (ADCT) to a value equal to or greater than 5334_H.

Set each bit as follows :

Conversion time c~:CV23 to $CV0 \geq 4_{\rm H}$

• MB91F355A/F356B/F357B/355A/354A/V350A

 $(V_{CC} = AV_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, \text{ AVRH} = 3.0 \text{ V to } 3.6 \text{ V}, \text{ V}_{SS} = DAVS = AV_{SS} = 0 \text{ V}, \text{ Ta} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Deremeter	Cumhal	Pin		Value		Unit	Domorko
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks
Resolution					10	bit	
Total error*1			- 5.0		+ 5.0		
Nonlinear error*1			- 3.5		+ 3.5		
Differential linear error*1			- 2.5		+ 2.5	LSB	AVcc = 3.3 V, AVRH = 3.3 V
Zero transition voltage*1		AN11	AVRL – 2.0	AVRL + 1.0	AVRL + 6.0		
Full-transition voltage*1		to AN0	AVRH – 5.5	AVRH + 1.5	AVRH + 3.0		
Conversion time			1.48* ²		300	μs	
Analog power supply current	la	AVcc		8	_	mA	
(analog + digital)	Іан	AVCC			5		At stop
Reference power supply current	IR	AVRH	_	470	_	μA	AVRH = 3.0 V, AVRL = 0.0 V
(between AVRH and AVRL)	Іпн				10		At stop
Analog input capacitance		AN11		40		pF	
Interchannel disparity		to AN0			4	LSB	


*1 : Measured in the CPU sleep state


*2 : When the peripheral resource clock frequency is 25.0 MHz, set the Conversion Time Setting Register (ADCT) to a value equal to or greater than 5334_H.

Set each bit as follows :

About the external impedance and sampling time of the analog input

A/D converter with sample and hold circuit. If the external impedance is too high to ensure sufficient sampling time, the analog voltage of the internal sample and hold capacitor will not be sufficiently charged, adversely affecting the A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Moreover, if sufficient sampling time cannot be ensured, connect a capacitor of about 0.1 μF to the analog input pin.





About errors

The smaller the value of | AVRH-AVss | , the greater the relative error.

Definition of A/D Converter Terms


Resolution

Analog variation that is recognized by an A/D converter.

Linearity error


The difference between the line connecting the zero transition point ("00 0000 0000" ←→"00 0000 0001") and the full-scale transition point ("11 1111 1110" ←→ "11 1111 1111") and the actual conversion characteristics. • Differential linear error

Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.



• Total error

This error indicates the difference between the actual and ideal values, including the zero transition error/full-scale transition error/linearity error.



6.	Electrical	Characteristics for the D/A Converter
----	------------	---------------------------------------

(Vcc = DAVC = 3.0 V to 3.6 V, Vss = DAVS = AVss = 0 V, Ta = $-40 \degree C$ to $+85 \degree C$)

Parameter	Sym-	Pin		Value		Unit	Remarks	
Farameter	bol	name	Min	Тур	Max	Unit	nemarks	
Resolution			—	—	8	bit		
Nonlinear error			- 2.0		+ 2.0	LSB	When the output is unloaded	
Differential linear error			- 1.0	_	+ 1.0	LOD	When the output is unloaded	
Conversion speed			—		0.6			When load capacitance $(C_L) = 20 \text{ pF}$
Conversion speed	_			3.0		μs	When load capacitance (CL) = 100 pF	
Output high impedance		DA0, DA1	2.0		2.9 3.8	kΩ	MB91F353A/353A/352A/ 351A	
Output high impedance		DA0 to DA2	2.0	2.9	3.0	K22	MB91F355A/F356B/F357B/ 355A/354A	
	_			40			10 μ s conversion when the output is unloaded	
Analog current	lada	DAVC	—		460*	μA	Input digital code, when fixed at 7Ан or 85н	
	Iadah			0.1		<u> </u>	At power-down	

* : This D/A converter varies in current consumption depending on each input digital code.

This rating indicates the current consumption when the digital code that maximizes current consumption is input.


■ FLASH MEMORY ERASE and PROGRAM PERFORMANCE


Parameter	Condition	Value			Unit	Remarks
		Min	Тур	Max	Unit	neillaiks
Sector erase time			1	15	s	Excludes 00 ^H programming prior erasure
Chip erase time	Ta = +25 °C Vcc = 3.3 V		8	_	s	Excludes 00 _H programming prior erasure
Half word (16-bit width) programming time			16	3600	μs	Excludes system-level overhead
Erase/program cycle		10000	_	_	cycle	
Flash data retention time	Average Ta = +85 °C	20			year	*


* : This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C).

■ EXAMPLE CHARACTERISTICS


• MB91F353A










• MB91355A












• MB91353A/352A/351A









■ ORDERING INFORMATION

Part number	Package	Remarks
MB91F355APMT-002	176-pin plastic LQFP (FPT-176P-M02)	Lead-free Package
MB91F356BPMT	176-pin plastic LQFP (FPT-176P-M02)	Lead-free Package
MB91F357BPMT	176-pin plastic LQFP (FPT-176P-M02)	Lead-free Package
MB91355APMT	176-pin plastic LQFP (FPT-176P-M02)	Lead-free Package
MB91354APMT	176-pin plastic LQFP (FPT-176P-M02)	Lead-free Package
MB91F353APMT	120-pin plastic LQFP (FPT-120P-M21)	Lead-free Package
MB91351APMT	120-pin plastic LQFP (FPT-120P-M21)	Lead-free Package
MB91352APMT	120-pin plastic LQFP (FPT-120P-M21)	Lead-free Package
MB91353APMT	120-pin plastic LQFP (FPT-120P-M21)	Lead-free Package


PACKAGE DIMENSION






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

(Continued)





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results		
		Added the part number; MB91F357B		
4	■ FEATURES 15. Other features	 Changed the description; Provided with INIT as a reset pin (The CPU operates without oscillation stabilization wait interval when the INIT pin is reset.) INIT pin provided as a reset pin (the oscillation stabilization wait time when the INIT pin is reset is clock cycle × 2.) 		
94	 ELECTRICAL CHARACTERISTICS Recommended Operating Conditions 	Added the table "MB91F356B/F357B only"		
95 to 98, 101,102, 105, 107 to 110, 112 to 115, 117	ELECTRICAL CHARACTERISTICS Characteristic values	Added the description $V_{CC} = 2.7 \text{ V}$ to 3.6 V (MB91F356B/F357B only)		
100	4. AC Characteristics (1) Clock Timing	Added the "(MB91F356B/F357B only)" for the "• Operation Guaranteed Range".		
105	4. AC Characteristics(4) Normal Bus Access Read/Write Operation	Changed the conditions and values for the "Data setup $\rightarrow \overline{RD} \uparrow$ time" $\rightarrow 3.0 \text{ V} \leq \text{Vcc} \leq 3.6 \text{ V}, 2.7 \text{ V} \leq \text{Vcc} < 3.0 \text{ V}$ $10 \rightarrow 10, 15$		
118	 ELECTRICAL CHARACTERISTICS 5. Electrical Characteristics for the 	Changed the table title; • MB91F353A \rightarrow • MB91F353A/352A/351A		
119	A/D Converter	Changed the table title; ● MB91F355A → ● MB91F355A/F356B/F357B/ 355A/354A/V350A		
135	ORDERING INFORMATION	Added the part number; MB91F357BPMT		

The vertical lines marked in the left side of the page show the changes.

The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.