LT3695

## lA Fault Tolerant Micropower Step-Down Regulator

## DESCRIPTIOn

The LT® ${ }^{\circledR} 695$ is an adjustable frequency ( 250 kHzto 2.2 MHz ) monolithic buck switching regulator that accepts inputvoltages up to 36 V and can safely sustain transient voltages up to 60 V . The device includes a high efficiency switch, a boost diode, and the necessary oscillator, control and logic circuitry. Current mode topology is used for fast transient response and good loop stability. A SYNC pin allows the user to synchronize the part to an external clock, and to choose between low ripple Burst Mode operation and standard PWM operation.

The LT3695 tolerates adjacent pin shorts or an open pin without raising the output voltage above its programmed value.

Low ripple Burst Mode operation maintains high efficiency at low output currents while keeping output ripple below 15 mV in a typical application. Shutdown reduces input supply current to less than $1 \mu$ A while a resistor and capacitor on the RUN/SS pin provide a controlled output voltage ramp (soft-start). Protection circuitry senses the current in the power switch and external Schottky catch diode to protect the LT3695 against short-circuit conditions. Frequency foldback and thermal shutdown provide additional protection.

The LT3695 is available in a thermally enhanced 16-Pin MSOP package.

## TYPICAL APPLICATION



## ABSOLUTE MAXIMUM RATIOGS

(Notes 1, 2)
VIN, RUN/SS Voltage (Note 3)..................................60V
BOOST Pin Voltage .................................................50V
BOOST Pin Above SW Pin........................................30V
BD Voltage ...............................................................30V
RT, VC Voltage ........................................................... 5 V
RT Pin Current ....................................................... 1 mA
SYNC Voltage..........................................................20V
FB Voltage................................................................. 5 V
PG Voltage ...............................................................30V
Operating Junction Temperature Range (Notes 4, 5)
LT3695E........................................... $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LT3695I............................................ $40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LT3695H ........................................... $40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Storage Temperature Range................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ) .................. $300^{\circ} \mathrm{C}$

## PIn CONFIGURATIOn

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LT3695EMSE\#PBF | LT3695EMSE\#TRPBF | 3695 | 16 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT3695IMSE\#PBF | LT3695IMSE\#TRPBF | 3695 | 16 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT3695HMSE\#PBF | LT3695HMSE\#TRPBF | 3695 | 16 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS The • denotes the speciicications which apply over the full operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{I N}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{RUN} / S S}=10 \mathrm{~V}$, unless otherwise noted. (Note 4)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Operating Voltage (Note 6) | $\begin{aligned} & V_{B D}=3.3 \mathrm{~V} \\ & V_{B D}<3 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 3.4 \\ & 3.4 \end{aligned}$ | $\begin{aligned} & 3.6 \\ & 4.3 \end{aligned}$ | V |
| $\mathrm{V}_{\text {IN }}$ Overvoltage Lockout |  | $\bullet$ | 36 | 38 | 39.9 | V |
| Quiescent Current from V ${ }_{\text {IN }}$ | $\mathrm{V}_{\text {RUN/SS }}=0.2 \mathrm{~V}$ <br> $V_{\text {RUN/SS }}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{BD}}=3.3 \mathrm{~V}$, Not Switching <br> $V_{\text {RUN/SS }}=10 V, V_{B D}=0 V$, Not Switching | $\bullet$ |  | $\begin{gathered} 0.01 \\ 35 \\ 90 \end{gathered}$ | $\begin{gathered} 0.5 \\ 60 \\ 160 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Quiescent Current from BD Pin | $V_{\text {RUN/SS }}=0.2 \mathrm{~V}$ <br> $V_{\text {RUN/SS }}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{BD}}=3.3 \mathrm{~V}$, Not Switching <br> $V_{\text {RUN/SS }}=10 \mathrm{~V}, V_{B D}=0 \mathrm{~V}$, Not Switching | $\bullet$ | 35 | $\begin{gathered} 0.01 \\ 55 \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0.5 \\ 100 \\ -5 \\ \hline \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Minimum BD Pin Voltage |  |  |  | 2.8 | 3 | V |
| Feedback Voltage |  | $\bullet$ | $\begin{aligned} & 792 \\ & 785 \end{aligned}$ | $\begin{aligned} & 800 \\ & 800 \end{aligned}$ | $\begin{aligned} & 808 \\ & 815 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| FB Pin Bias Current | FB Pin Voltage $=800 \mathrm{mV}$ | $\bullet$ |  | -5 | -40 | nA |
| Reference Voltage Line Regulation | $3.6 \mathrm{~V}<\mathrm{V}_{\text {IN }}<36 \mathrm{~V}$ |  |  | 0.001 | 0.005 | \%/V |
| Error Amp gm | $\mathrm{l}_{\mathrm{VC}}= \pm 1.5 \mu \mathrm{~A}$ |  |  | 430 |  | $\mu \mathrm{S}$ |
| Error Amp Voltage Gain |  |  |  | 1300 |  | V/V |
| $\mathrm{V}_{C}$ Source Current |  |  |  | 50 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{C}$ Sink Current |  |  |  | 50 |  | $\mu \mathrm{A}$ |
| $V_{C}$ Pin to Switch Current Gain |  |  |  | 1.25 |  | A/V |
| $\mathrm{V}_{\text {C }}$ Switching Threshold |  |  | 0.4 | 0.6 | 0.8 | V |
| $V_{\text {C }}$ Clamp Voltage |  |  |  | 2 |  | V |
| Switching Frequency | $\begin{aligned} & \mathrm{R}_{\mathrm{RT}}=8.06 \mathrm{k} \\ & \mathrm{R}_{\mathrm{RT}}=29.4 \mathrm{k} \\ & \mathrm{R}_{\mathrm{RT}}=158 \mathrm{k} \end{aligned}$ |  | $\begin{gathered} 1.98 \\ 0.9 \\ 225 \end{gathered}$ | $\begin{aligned} & 2.2 \\ & 1.0 \\ & 250 \end{aligned}$ | $\begin{gathered} \hline 2.42 \\ 1.1 \\ 275 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{MHz} \\ & \mathrm{MHz} \\ & \mathrm{kHz} \end{aligned}$ |
| Minimum Switch Off-Time | E - and I-Grades H-Grade | $\bullet$ |  | $\begin{aligned} & 130 \\ & 130 \end{aligned}$ | $\begin{aligned} & 210 \\ & 250 \end{aligned}$ | ns |
| Switch Current Limit (Note 7) | $\begin{aligned} & \text { SYNC }=0 \mathrm{~V} \\ & \text { SYNC }=3.3 \mathrm{~V} \text { or Clocked } \end{aligned}$ |  | $1.45$ | $\begin{aligned} & 1.7 \\ & 1.4 \end{aligned}$ | $\begin{gathered} 2 \\ 1.66 \end{gathered}$ | A |
| Switch $\mathrm{V}_{\text {CESAT }}$ | $\mathrm{I}_{\text {SW }}=1 \mathrm{~A}$ |  |  | 350 |  | mV |
| DA Pin Current to Stop OSC |  |  | 1.25 | 1.6 | 1.95 | A |
| Switch Leakage Current | $\mathrm{V}_{\text {SW }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=36 \mathrm{~V}$ |  |  | 0.01 | 1 | $\mu \mathrm{A}$ |

ELECTRICAL CHARACTERISTICS The $\bullet$ denotes the speciifications which apply ver the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $V_{I N}=10 \mathrm{~V}, \mathrm{~V}_{\text {RUN/SS }}=10 \mathrm{~V}$, unless otherwise noted. (Note 4)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Boost Schottky Diode Voltage Drop | $\mathrm{I}_{\text {BSD }}=50 \mathrm{~mA}$ |  |  | 720 | 900 | mV |
| Boost Schottky Diode Reverse Leakage | $V_{S W}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{BD}}=0 \mathrm{~V}$ |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| Minimum Boost Voltage (Note 8) |  | $\bullet$ |  | 1.7 | 2.3 | V |
| BOOST Pin Current | $\mathrm{I}_{\text {SW }}=0.5 \mathrm{~A}$ |  |  | 10.5 | 17.5 | mA |
| RUN/SS Pin Current | $\begin{aligned} & \hline V_{\text {RUN/SS }}=2.5 \mathrm{~V} \\ & V_{\text {RUN/SS }}=10 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 4.5 \\ & 12 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 20 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| RUN/SS Input Voltage High |  |  | 2.5 |  |  | V |
| RUN/SS Input Voltage Low |  |  |  |  | 0.2 | V |
| PG Leakage Current | $V_{P G}=5 \mathrm{~V}$ |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| PG Sink Current | $V_{\text {PG }}=0.4 \mathrm{~V}$ | $\bullet$ | 100 | 1000 |  | $\mu \mathrm{A}$ |
| PG Threshold as \% of $\mathrm{V}_{\text {FB }}$ | Measured at FB Pin (Pin Voltage Rising) |  | 88 | 90 | 92 | \% |
| PG Threshold Hysteresis | Measured at FB Pin |  |  | 12 |  | mV |
| SYNC Threshold Voltage |  |  | 300 | 550 | 800 | mV |
| SYNC Input Frequency |  |  | 0.3 |  | 2.2 | MHz |

Note 1: Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect the device reliability and lifetime.
Note 2: Positive currents flow into pins, negative currents flow out of pins. Minimum and maximum values refer to absolute values.
Note 3: Absolute maximum voltage at $V_{I N}$ and RUN/SS pins is 60 V for nonrepetitive 1 second transients, and 36 V for continuous operation.
Note 4: The LT3695E is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ junction temperature. Specifications over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LT3695I is guaranteed over the full $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range. The LT3695H is guaranteed over the full $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ operating junction temperature range.

Note 5: This IC includes overtemperature protection that is intended to protect the devices during momentary overload conditions. Junction temperature will exceed the maximum operating junction temperature when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.
Note 6: This is the voltage necessary to keep the internal bias circuitry in regulation.
Note 7: Current limit guaranteed by design and/or correlation to static test. Slope compensation reduces current limit at higher duty cycles.
Note 8: This is the minimum voltage across the boost capacitor needed to guarantee full saturation of the switch.

TYPICAL PGRFORMAOCE CHARACTGRISTICS $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.










## LT3695

TYPICAL PERFORMARCG CHARACTERISTICS $T_{A}=5^{\circ}$, unless otherwis noted.


TYPICAL PERFORMARC CHARACTERISTICS $T_{A}=25^{\circ}$, unless onthemisis noted.





## LT3695

TYPICAL PERFORMARC CHARACTERISTICS $T_{A}=25^{\circ}$, unless onthemisis noted.


3695 G31

## Switching Waveforms,

Burst Mode Operation

$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, FRONT PAGE APPLICATION
$l_{\text {LOAD }}=5 \mathrm{~mA}$


Switching Waveforms, Transition from Burst Mode Operation to Full Frequency

$V_{I N}=12 \mathrm{~V}$, FRONT PAGE APPLICATION
$l_{\text {LOAD }}=55 \mathrm{~mA}$

Switching Waveforms, 60V Input Voltage Transient

$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, FRONT PAGE APPLICATION $L_{\text {LOAD }}=500 \mathrm{~mA}$

Switching Waveforms, Full Frequency Continuous Operation

$\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$, FRONT PAGE APPLICATION $I_{\text {LOAD }}=500 \mathrm{~mA}$

## PIn fUnCTIOnS

PGND (Pin 1): This is the power ground used by the catch diode (D1 in the Block Diagram) when its anode is connected to the DA pin.

DA (Pin 2): Connect the anode of the catch diode (D1) to this pin. Internal circuitry senses the current through the catch diode providing frequency foldback in extreme situations.

NC (Pins 3, 10, 12): No Connects. These pins are not connected to internal circuitry and must be left floating to ensure fault tolerance.

SW (Pin 4): The SW pin is the output of the internal power switch. Connect this pin to the inductor, catch diode and boost capacitor.
RUN/SS (Pin 5): The RUN/SS pin is used to put the LT3695 in shutdown mode. Tie to ground to shut down the LT3695. Tie to 2.5 V or more for normal operation. RUN/SS also provides a soft-start function; see the Applications Information section for more information.

RT (Pin 6): Oscillator Resistor Input. Connect a resistor from this pin to ground to set the switching frequency.
SYNC (Pin 7): This is the external clock synchronization input. Ground this pin with a 100k resistor for low ripple Burst Mode operation at low output loads. Tie to 0.8 V or more for pulse-skipping mode operation. Tie to a clock source for synchronization. Clock edges should have rise and fall times faster than $1 \mu \mathrm{~s}$. Note that the maximum load current depends on which mode is chosen. See the Applications Information section for more information.
$V_{\text {IN }}$ (Pin 8): The $\mathrm{V}_{\text {IN }}$ pin supplies current to the internal regulator and to the internal power switch. This pin must be locally bypassed.
$V_{C}($ Pin 9$)$ : The $V_{C}$ pin is the output of the internal error amplifier. The voltage on this pin controls the peak switch current. Tie an RC network from this pin to ground to compensate the control loop.

FB (Pin 11): The LT3695 regulates the FB pin to 0.8V. Connect the feedback resistor divider tap to this pin.
PG (Pin 13): The PG pin is the open-collector output of an internal comparator. PG remains low until the FB pin is within $10 \%$ of the final regulation voltage. PG output is valid when $\mathrm{V}_{\text {IN }}$ is above the minimum input voltage and RUN/SS is high.
GND (Pin 14): The GND pin is the ground of all the internal circuitry. Tie directly to the local GND plane.

BD (Pin 15): This pin connects to the anode of the boost Schottky diode and also supplies current to the LT3695's internal regulator.
BOOST (Pin 16): This pin is used to provide a drive voltage, higher than the input voltage, to the internal bipolar NPN power switch. Connect a capacitor (typically $0.22 \mu \mathrm{~F}$ ) between BOOST and SW.

Exposed Pad (Pin 17): PGND. This is the power ground used by the catch diode (D1) when its anode is connected to the DA pin. The Exposed Pad may be soldered to the PCB in order to lower the thermal resistance.

## LT3695

## BLOCK DIAGRAM



## OPERATION

The LT3695 is a constant frequency, current mode stepdown regulator. An oscillator, with frequency set by $\mathrm{R}_{\mathrm{T}}$, enables an RS flip-flop, turning on the internal power switch. An amplifier and comparator monitor the current flowing between the $\mathrm{V}_{\mathrm{IN}}$ and SW pins, turning the switch off when this current reaches a level determined by the voltage at $V_{C}$. An error amplifier measures the output voltage through an external resistor divider tied to the FB pin and servos the $\mathrm{V}_{\mathrm{C}}$ pin. If the error amplifier's output increases, more current is delivered to the output; if it decreases, less current is delivered. An active clamp on the $V_{C}$ pin provides current limit. The $V_{C}$ pin is also clamped to the voltage on the RUN/SS pin; soft-start is implemented by generating a voltage ramp at the RUN/SS pin using an external resistor and capacitor.

An internal regulator provides power to the control circuitry. The bias regulator normally draws power from the VIN pin, but if the BD pin is connected to an external voltage higher than 3 V , bias power will be drawn from the external source. This improves efficiency. The RUN/SS pin is used to place the LT3695 in shutdown, disconnecting the output and reducing the input current to less than $1 \mu \mathrm{~A}$.
The switch driver operates from either the input or from the BOOST pin. An external capacitor and the internal boost diode are used to generate a voltage at the BOOST pin that is higher than the input supply. This allows the driver to fully saturate the internal bipolar NPN power switch for efficient operation.

To further optimize efficiency, the LT3695 automatically switches to Burst Mode operation in light load situations. Between bursts, all circuitry associated with controlling the output switch is shut down, reducing the input supply current to $75 \mu \mathrm{~A}$ in a typical application.

The oscillator reduces the LT3695's operating frequency when the voltage at the FB pin is low. This frequency foldback helps to control the output current during start-up and overload conditions.

Internal circuitry monitors the current flowing through the catch diode via the DA pin and delays the generation of new switch pulses if this current is too high (above 1.6A nominal). This mechanism also protects the part during short-circuit and overload conditions by keeping the current through the inductor under control.

The LT3695 contains a power good comparator which trips when the FB pin is at $90 \%$ of its regulated value. The PG output is an open-collector transistor that is off when the output is in regulation, allowing an external resistor to pull the PG pin high. Power good is valid when the LT3695 is enabled and $\mathrm{V}_{\text {IN }}$ is above the minimum input voltage.

The LT3695 has an overvoltage protection feature which disables switching action when $\mathrm{V}_{\text {IN }}$ goes above 38 V (typical) during transients. The LT3695 can then safely sustain transient input voltages up to 60 V .

## APPLICATIONS INFORMATION

## FB Resistor Network

The output voltage of the LT3695 is programmed with a resistor divider between the output and the FB pin. Choose the resistor values according to:

$$
\mathrm{R} 1=\mathrm{R} 2\left(\frac{\mathrm{~V}_{0 \mathrm{UT}}}{0.8 \mathrm{~V}}-1\right)
$$

Reference designators refer to the Block Diagram of the LT3695. 1\% resistors are recommended to maintain output voltage accuracy.

## Setting the Switching Frequency

The LT3695 uses a constant frequency PWM architecture that can be programmed to switch from 250 kHz to 2.2 MHz by using a resistor tied from the RT pin to ground. A table showing the necessary $R_{\top}$ value for a desired switching frequency is in Table 1.

Table 1. Switching Frequency vs $\mathrm{R}_{\mathrm{T}}$ Value

| SWITCHING FREQUENCY (MHz) | $\mathbf{R}_{\mathbf{T}}$ VALUE $\mathbf{( k \Omega} \mathbf{)}$ |
| :---: | :---: |
| 0.25 | 158 |
| 0.3 | 127 |
| 0.4 | 90.9 |
| 0.5 | 71.5 |
| 0.6 | 57.6 |
| 0.7 | 47.5 |
| 0.8 | 40.2 |
| 0.9 | 34 |
| 1.0 | 29.4 |
| 1.2 | 22.6 |
| 1.4 | 18.2 |
| 1.6 | 14.7 |
| 1.8 | 12.1 |
| 2.0 | 9.76 |
| 2.2 | 8.06 |

## Operating Frequency Trade-Offs

Selection of the operating frequency is a trade-off between efficiency, component size, minimum dropout voltage and maximum input voltage. The advantage of high frequency operation is that smaller inductor and capacitorvalues may be used. The disadvantages are lower efficiency, lower maximum input voltage and higher dropout voltage. The highest acceptable switching frequency ( $\mathrm{f}_{\text {SW(MAX) }}$ ) for a given application can be calculated as follows:

$$
f_{S W(M A X)}=\frac{V_{O U T}+V_{D}}{t_{\text {ON(MIN })}\left(V_{\text {IN }}-V_{S W}+V_{D}\right)}
$$

where $\mathrm{V}_{\text {IN }}$ is the typical input voltage, $\mathrm{V}_{\text {OUT }}$ is the output voltage, $\mathrm{V}_{\mathrm{D}}$ is the catch diode drop $(\sim 0.5 \mathrm{~V})$ and $\mathrm{V}_{S W}$ is the internal switch drop ( $\sim 0.5 \mathrm{~V}$ at max load). This equation shows that lower switching frequency is necessary to safely accommodate high $\mathrm{V}_{\text {IN }} / V_{\text {OUT }}$ ratio. Also, as shown in the Input Voltage Range section, Iowerfrequency allows a lower dropout voltage. Input voltage range depends on the switching frequency because the LT3695 switch has finite minimum on and off times. An internal timer forces the switch to be off for at least $\mathrm{OFFF}_{\text {(MIN })}$ per cycle; this timer has a maximum value of 210 ns ( 250 ns for $\mathrm{T}_{\mathrm{J}}>125^{\circ} \mathrm{C}$ ). On the other hand, delays associated with turning offthe power switch dictate the minimum on-time, $\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}$, before the switch can be turned off; $\mathrm{t}_{\mathrm{NN}(\mathrm{MIN})}$ has a maximum value of 150 ns over temperature. The minimum and maximum duty cycles that can be achieved taking minimum on and off times into account are:

$$
\begin{aligned}
& D C_{\text {MIN }}=\mathrm{f}_{\text {SW }} \mathrm{t}_{\mathrm{ON}(\mathrm{MIN})} \\
& D C_{\text {MAX }}=1-\mathrm{f}_{\text {SW }} \mathrm{t}_{\mathrm{OFF}}(\mathrm{MIN})
\end{aligned}
$$

where $f_{S W}$ is the switching frequency, $\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}$ is the minimum switch on time ( 150 ns ), and $\mathrm{t}_{\mathrm{OFF}(\mathrm{MIN})}$ is the minimum switch off time ( $210 \mathrm{~ns}, 250 \mathrm{~ns}$ for $\mathrm{T}_{j}>125^{\circ} \mathrm{C}$ ). These equations show that the duty cycle range increases when the switching frequency is decreased.

## APPLICATIONS INFORMATION

A good choice of switching frequency should allow an adequate inputvoltage range (see Input Voltage Range section) and keep the inductor and capacitor values small.

## Input Voltage Range

The minimum input voltage is determined by either the LT3695's minimum operating voltage of $\sim 3.6 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{BD}}>3 \mathrm{~V}\right)$ or by its maximum duty cycle (see equation in Operating Frequency Trade-Offs section). The minimum input voltage due to duty cycle is:

$$
V_{\text {IN(MIN })}=\frac{V_{\text {OUT }}+V_{D}}{1-f_{\text {SW }} t_{\text {OFF(MIN })}}-V_{D}+V_{\text {SW }}
$$

where $\mathrm{V}_{\operatorname{IN}(\mathrm{MIN})}$ is the minimum input voltage, and $\mathrm{t}_{\mathrm{OFF}(\mathrm{MIN})}$ is the minimum switch off time. Note that a higher switching frequency will increase the minimum input voltage. If a lower dropout voltage is desired, a lower switching frequency should be used.
The maximum input voltage for LT3695 applications depends on switching frequency, the Absolute Maximum Ratings of the $\mathrm{V}_{\text {IN }}$ and BOOST pins and the operating mode. The LT3695 can operate from continuous input voltages up to 36 V . Input voltage transients of up to 60 V are also safely withstood. However, note that while $\mathrm{V}_{\text {IN }}>\mathrm{V}_{\text {OVLO }}$ (overvoltage lockout, 38V typical), the LT3695 will stop switching, allowing the output to fall out of regulation.
For a given application where the switching frequency and the output voltage are already fixed, the maximum input voltage that guarantees optimum output voltage ripple for that application can be found by applying the following expression:

$$
V_{\operatorname{IN}(M A X)}=\frac{V_{\text {OUT }}+V_{D}}{f_{S W} t_{\text {ON(MIN })}}-V_{D}+V_{S W}
$$

where $\mathrm{V}_{\text {IN(MAX) }}$ is the maximum operating input voltage, $V_{\text {OUt }}$ is the output voltage, $V_{D}$ is the catch diode drop $(\sim 0.5 \mathrm{~V}), \mathrm{V}_{S W}$ is the internal switch drop ( $\sim 0.5 \mathrm{~V}$ at max Ioad), ${ }_{\mathrm{S}}$ w is the switching frequency (set by $\mathrm{R}_{\mathrm{T}}$ ) and $\mathrm{t}_{\mathrm{ON}(\text { MIN }}$ ) is the minimum switch on time (~150ns). Note that a higher
switching frequency will reduce the maximum operating input voltage. Conversely, a lower switching frequency will be necessary to achieve optimum operation at high input voltages.

Special attention must be paid when the output is in startup, short-circuit or other overload conditions. During these events, the inductor peak current might easily reach and even exceed the maximum current limit of the LT3695, especially in those cases where the switch already operates at minimum on-time. The circuitry monitoring the current through the catch diode via the DA pin prevents the switch from turning onagain if the inductor valley current is above 1.6A nominal. In these cases, the inductor peak current is therefore the maximum current limit of the LT3695 plus the additional current overshoot during the turn off delay due to minimum on time:

$$
\mathrm{I}_{\mathrm{L}(\mathrm{PEAK})}=2 \mathrm{~A}+\frac{\mathrm{V}_{\text {IN(MAX })}-\mathrm{V}_{\text {OUT(OL) }}}{\mathrm{L}} \cdot \mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}
$$

where $\mathrm{I}_{\mathrm{L}(\text { PEAK })}$ is the peak inductor current, $\mathrm{V}_{\text {IN(MAX) }}$ is the maximum expected input voltage, $L$ is the inductor value, $\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}$ is the minimum on time and $\mathrm{V}_{\text {OUT(OL) }}$ is the output voltage under the overload condition. The part is robust enough to survive prolonged operation under these conditions as long as the peak inductor current does not exceed 3.5A. Inductor current saturation and excessive junction temperature may further limit performance.
Input voltage transients of up to $V_{\text {OVLO }}$ are acceptable regardless of the switching frequency. In this case, the LT3695 may enter pulse-skipping operation where some switching pulses are skipped to maintain output regulation. In this mode the output voltage ripple and inductor current ripple will be higher than in normal operation.

Input voltage transients above $\mathrm{V}_{\text {OVLO }}$ and up to 60 V can be tolerated. However, since the part will stop switching during these transients, the output will fall out of regulation and the output capacitor may eventually be completely discharged. This case must be treated then as a start-up condition as soon as $\mathrm{V}_{\text {IN }}$ returns to values below $\mathrm{V}_{\text {OVLO }}$ and the part starts switching again.

## APPLICATIONS INFORMATION

## Inductor Selection and Maximum Output Current

A good first choice for the inductor value is:

$$
\mathrm{L}=\left(\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\mathrm{D}}\right) \cdot \frac{1.8}{\mathrm{f}_{\mathrm{SW}}}
$$

where $\mathrm{f}_{\mathrm{Sw}}$ is the switching frequency in $\mathrm{MHz}, \mathrm{V}_{\text {OUT }}$ is the output voltage, $\mathrm{V}_{\mathrm{D}}$ is the catch diode drop $(\sim 0.5 \mathrm{~V})$ and L is the inductor value in $\mu \mathrm{H}$.

The inductor's RMS current rating must be greater than the maximum load current and its saturation current should be about 30\% higher. To keep the efficiency high, the series resistance (DCR) should be less than $0.1 \Omega$, and the core material should be intended forhighfrequency applications. Table 2 lists several vendors and suitable types.

For robust operation in fault conditions (start-up or shortcircuit) and high input voltage ( $>30 \mathrm{~V}$ ), the saturation current should be chosen high enough to ensure that the inductor peak current does not exceed 3.5A. For example, an application running from an input voltage of 36 V using a $10 \mu \mathrm{H}$ inductor with a saturation current of 2.5 A will tolerate the mentioned fault conditions.

The optimum inductor for a given application may differ fromthe one indicated by this simple design guide. A larger value inductor provides a higher maximum load current and reduces the output voltage ripple. If your load is lower than the maximum load current, then you can relax the value of the inductor and operate with higher ripple current. This allows you to use a physically smaller inductor, or one with a lower DCR resulting in higher efficiency. Be aware that if the inductance differs from the simple rule above, then the maximum load current will depend on input voltage. In addition, low inductance may result in discontinuous mode operation, which further reduces maximum load current. For details of maximum output current and discontinuous mode operation, see Linear Technology's Application Note 44. Finally, for duty cycles greater than $50 \%\left(V_{\text {OUT }} / V_{\text {IN }}>0.5\right)$, a minimum inductance is required to avoid sub-harmonic oscillations:

$$
\mathrm{L}_{\text {MIN }}=\left(\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\mathrm{D}}\right) \cdot \frac{1.2}{\mathrm{f}_{\text {SW }}}
$$

The current in the inductor is a triangle wave with an average value equal to the load current. The peak inductor and switch current is:

$$
I_{S W(P E A K)}=I_{\mathrm{L}(\text { PEAK })}=\mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})}+\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}
$$

where $I_{\text {L(PEAK })}$ is the peak inductor current, $I_{\text {OUT(MAX) }}$ is the maximum output load current and $\Delta_{L}$ is the inductor ripple current. The LT3695 limits its switch current in order to protect itself and the system from overload faults. Therefore, the maximum output current that the LT3695 will deliver depends on the switch current limit, the inductor value and the input and output voltages.
When the switch is off, the potential across the inductor is the output voltage plus the catch diode drop. This gives the peak-to-peak ripple current in the inductor:

$$
\Delta \mathrm{L}_{\mathrm{L}}=\frac{(1-\mathrm{DC}) \cdot\left(\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\mathrm{D}}\right)}{\mathrm{L} \cdot \mathrm{f}_{\mathrm{SW}}}
$$

where $\mathrm{f}_{\mathrm{Sw}}$ is the switching frequency of the LT3695, DC is the duty cycle and $L$ is the value of the inductor.
To maintain output regulation, the inductor peak current must be less than the LT3695's switch current limit, llim. If the SYNC pin is grounded, $\mathrm{I}_{\text {LIM }}$ is at least 1.45 A at low duty cycles and decreases to 1.1 A at $\mathrm{DC}=90 \%$. If the SYNC pin is tied to 0.8 V or more or if it is tied to a clock source for synchronization, I LIM is at least 1.18A at low duty cycles and decreases to 0.85A at DC $=90 \%$. The maximum output current is also a function of the chosen inductor value and can be approximated by the following expressions depending on the SYNC pin configuration:

For the SYNC pin grounded:

$$
\mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})}=\mathrm{I}_{\mathrm{LIM}}-\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}=1.45 \mathrm{~A} \cdot(1-0.24 \cdot \mathrm{DC})-\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}
$$

For the SYNC pin tied to 0.8 V or more, or tied to a clock source for synchronization:

$$
\mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})}=\mathrm{I}_{\mathrm{LIM}}-\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}=1.18 \mathrm{~A} \cdot(1-0.29 \cdot \mathrm{DC})-\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}
$$

## APPLICATIONS INFORMATION

Choosing an inductor value so that the ripple current is small will allow a maximum output current near the switch current limit.

Table 2. Inductor Vendors

| VENDOR | URL | PART SERIES | TYPE |
| :--- | :--- | :---: | :---: |
| Murata | www.murata.com | LQH55D | Open |
| TDk | www.componenttdk.com | SLF7045 | Shielded |
|  |  | SLF10145 | Shielded |
| Toko | www.toko.com | D62CB | Shielded |
|  |  | D63CB | Shielded |
|  |  | D73C | Shielded |
|  |  | D75F | Open |
| Coilcraft | www.coilcraft.com | MSS7341 | Shielded |
|  |  | MSS1038 | Shielded |
| Sumida | www.sumida.com | CR54 | Open |
|  |  | CDRH74 | Shielded |
|  |  | CDRH6D38 | Shielded |
|  |  | CR75 | Open |

One approach to choosing the inductor is to start with the simple rule given above, look at the available inductors, and choose one to meet cost or space goals. Then use these equations to check that the LT3695 will be able to deliver the required output current. Note again that these equations assume that the inductor current is continuous. Discontinuous operation occurs when $\mathrm{I}_{\text {OUt }}$ is less than $\Delta l_{\llcorner } / 2$.

## Input Capacitor

Bypass the input of the LT3695 circuit with a ceramic capacitor of X7R or X5R type. Y5V types have poor performance over temperature and applied voltage, and should not be used. A $2.2 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ ceramic capacitor is adequate to bypass the LT3695 and will easily handle the ripple current. Note that larger input capacitance is required when a lower switching frequency is used. If the input power source has high impedance, or there is significant inductance due to long wires or cables, additional bulk capacitance may be necessary. This can be provided with a lower performance electrolytic capacitor.

Step-down regulators draw current from the input supply in pulses with very fast rise and fall times. The input capacitor is required to reduce the resulting voltage ripple at the LT3695 and to force this very high frequency
switching current into a tight local loop, minimizing EMI. A $2.2 \mu \mathrm{~F}$ capacitor is capable of this task, but only if it is placed close to the LT3695 (see the PCB Layout section for more information). A second precaution regarding the ceramic input capacitor concerns the maximum input voltage rating of the LT3695. A ceramic input capacitor combined with trace or cable inductance forms a high-Q (underdamped) tank circuit. If the LT3695 circuitis plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the LT3695's voltage rating. For details see Application Note 88.

## Output Capacitor and Output Ripple

The output capacitor has two essential functions. Along with the inductor, it filters the square wave generated by the LT3695 to produce the DC output. In this role it determines the output ripple, and low impedance at the switching frequency is important. The second function is to store energy in order to satisfy transient loads and stabilize the LT3695's control loop. Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. A good starting value is:

$$
C_{\text {OUT }}=\frac{50}{V_{\text {OUT }}} f_{\text {SW }}
$$

where $\mathrm{f}_{\mathrm{SW}}$ is in MHz , and $\mathrm{C}_{0 U T}$ is the recommended output capacitance in $\mu \mathrm{F}$. Use X5R or X7R types. This choice will provide low output ripple and good transient response. Transient performance can be improved with a higher value capacitor if the compensation network is also adjusted to maintain the loop bandwidth. A lower value of output capacitor can be used to save space and cost but transient performance will suffer. See the Frequency Compensation section to choose an appropriate compensation network.

When choosing a capacitor, look carefully through the data sheet to find out what the actual capacitance is under operating conditions (applied voltage and temperature). A physically larger capacitor, or one with a higher voltage rating, may be required. High performance tantalum or electrolytic capacitors can be used for the output capacitor.

## APPLICATIONS INFORMATION

Table 3. Capacitor Vendors

| VENDOR | PHONE | URL | PART SERIES | COMMANDS |
| :--- | :--- | :--- | :--- | :--- |
| Panasonic | $(714) 373-7366$ | www.panasonic.com | Ceramic, Polymer, Tantalum | EEF Series |
| Kemet | $(864) 963-6300$ | www.kemet.com | Ceramic, Tantalum | T494, T495 |
| Sanyo | $(408) 749-9714$ | www.sanyovideo.com | Ceramic, Polymer, Tantalum | POSCAP |
| Murata | $(408) 436-1300$ | www.murata.com | Ceramic |  |
| AVX |  | www.avxcorp.com | Ceramic, Tantalum | TPS Series |
| Taiyo Yuden | (864) $963-6300$ | www.taiyo-yuden.com | Ceramic |  |

Low ESR is important, so choose one that is intended for use in switching regulators. The ESR should be specified by the supplier, and should be $0.05 \Omega$ or less. Such a capacitor will be larger than a ceramic capacitor and will have a larger capacitance, because the capacitor must be large to achieve low ESR. Table 3 lists several capacitor vendors.

## Diode Selection

The catch diode (D1 from Block Diagram) conducts current only during switch off time. Average forward current in normal operation can be calculated from:

$$
I_{D(A V G)}=I_{O U T} \cdot(1-D C)
$$

where DC is the duty cycle. The only reason to consider a diode with larger current rating than necessary for nominal operation is for the case of shorted or overloaded output conditions. For the worst case of shorted output the diode average current will then increase to a value that depends on the following internal parameters: switch current limit, catch diode (DA pin) current threshold and minimum on-time. The worst case (taking maximum values for the above mentioned parameters) is given by the following expression:

$$
I_{D(A V G) M A X}=2 A+\frac{1}{2} \cdot \frac{V_{\mathbb{I N}}}{L} \cdot 150 \mathrm{~ns}
$$

Peak reverse voltage is equal to the regulator input voltage if it is below the overvoltage protection threshold. This feature keeps the switch off for $\mathrm{V}_{\text {IN }}>\mathrm{V}_{\text {OVLO }}$ (39.9V maximum). For inputs up to the maximum operating voltage of 36 V , use a diode with a reverse voltage rating greater

Table 4. Schottky Diodes

| PART NUMBER | $\mathrm{V}_{\mathrm{R}}(\mathrm{V})$ | $\mathrm{I}_{\text {AVE }}(\mathrm{A})$ | $\mathrm{V}_{\mathrm{F}}$ at $1 \mathrm{~A}(\mathrm{mV})$ | $\mathrm{V}_{\mathrm{F}}$ at $2 \mathrm{~A}(\mathrm{mV})$ |
| :---: | :---: | :---: | :---: | :---: |
| On-Semiconducor |  |  |  |  |
| MBR0520L | 20 | 0.5 |  |  |
| MBR0540 | 40 | 0.5 | 620 |  |
| MBRM120E | 20 | 1 | 530 | 595 |
| MBRM140 | 40 | 1 | 550 |  |
| Diodes Inc. |  |  |  |  |
| B0530W | 30 | 0.5 |  |  |
| B0540W | 40 | 0.5 | 620 |  |
| B120 | 20 | 1 | 500 |  |
| B130 | 30 | 1 | 500 |  |
| B140 | 40 | 1 | 500 |  |
| B220 | 20 | 2 |  | 500 |
| B230 | 30 | 2 |  | 500 |
| B140HB | 40 | 1 | 530 |  |
| DFLS240L | 40 | 2 |  | 500 |
| DFLS140 | 40 | 1.1 | 510 |  |
| B240 | 40 | 2 |  | 500 |

Central Semiconductor

| CMSH1-40M | 40 | 1 | 500 |  |
| :--- | :--- | :--- | :--- | :--- |
| CMSH1-40ML | 40 | 1 | 400 |  |
| CMSH2-40M | 40 | 2 |  | 550 |
| CMSH2-40L | 40 | 2 |  | 400 |
| CMSH2-40 | 40 | 2 |  | 500 |

than the input voltage. If transients at the input of up to 60 V are expected, use a diode with a reverse voltage rating of 40V. Table 4 lists several Schottky diodes and their manufacturers. If operating at high ambient temperatures, consider using a Schottky with low reverse leakage.

## APPLICATIONS INFORMATION

## Audible Noise

Ceramic capacitors are small, robust and have very low ESR. However, ceramic capacitors can sometimes cause problems when used with the LT3695 due to their piezoelectric nature. When in Burst Mode operation, the LT3695's switching frequency depends on the load current, and at very light loads the LT3695 can excite the ceramic capacitor at audio frequencies, generating audible noise. Since the LT3695 operates at a lower current limit during Burst Mode operation, the noise is typically very quiet. If this is unacceptable, use a high performance tantalum or electrolytic capacitor at the output.

## Frequency Compensation

The LT3695 uses current mode control to regulate the output. This simplifies loop compensation. In particular, the LT3695 does not require the ESR of the output capacitor for stability, so you are free to use ceramic capacitors to achieve low output ripple and small circuit size. Frequency compensation is provided by the components tied to the $V_{C}$ pin, as shown in Figure 1. Generally a capacitor ( $\mathrm{C}_{\mathrm{C}}$ ) and a resistor $\left(R_{C}\right)$ in series to ground are used. In addition, there may be a lower value capacitor in parallel. This capacitor $\left(\mathrm{C}_{\mathrm{F}}\right)$ is used to filter noise at the switching frequency, and is required only if a phase-lead capacitor $\left(\mathrm{C}_{\mathrm{PL}}\right)$ is used or if the output capacitor has high ESR.


Figure 1. Model for Loop Response

Loop compensation determines the stability and transient performance. Optimizing the design of the compensation network depends on the application and type of output capacitor. A practical approach is to start with one of the circuits in this data sheet that is similar to your application and tune the compensation network to optimize the performance. Stability should then be checked across all operating conditions, including load current, input voltage and temperature. The LT1375 data sheet contains a more thorough discussion of loop compensation and describes how to test the stability using a transient load. Figure 1 shows an equivalent circuit for the LT3695 control loop. The error amplifier is a transconductance amplifier with finite output impedance. The power section, consisting of the modulator, power switch and inductor, is modeled as a transconductance amplifier generating an output current proportional to the voltage at the $\mathrm{V}_{\mathrm{C}}$ pin. Note that the output capacitor integrates this current, and that the capacitor on the $\mathrm{V}_{\mathrm{C}}$ pin $\left(\mathrm{C}_{\mathrm{C}}\right)$ integrates the error amplifier output current, resulting in two poles in the loop. In most cases a zero is required and comes from either the output capacitor ESR or from a resistor $\mathrm{R}_{\mathrm{C}}$ in series with $\mathrm{C}_{\mathrm{C}}$. This simple model works well as long as the value of the inductor is not too high and the loop crossover frequency is much lower than the switching frequency. A phase lead capacitor ( $\mathrm{C}_{\mathrm{PL}}$ ) across the feedback divider may improve the transient response. Figure 2 shows the transient response when the load current is stepped from 300 mA to 650 mA and back to 300 mA .


Figure 2. Transient Load Response of the LT3695. A 3.3V ${ }_{\text {OUt }}$ Typical Application with $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ as the Load Current is Stepped from 300 mA to 650 mA

## APPLICATIONS INFORMATION

Low Ripple Burst Mode Operation

The LT3695 is capable of operating in either low ripple Burst Mode operation or pulse-skipping mode which are selected using the SYNC pin. See the Synchronization section for more information.

To enhance efficiency at light loads, the LT3695 can be operated in low ripple Burst Mode operation which keeps the output capacitor charged to the proper voltage while minimizing the input quiescent current. During Burst Mode operation, the LT3695 delivers single cycle bursts of current to the output capacitor followed by sleep periods where the output power is delivered to the load by the output capacitor. Because the LT3695 delivers power to the output with single, low current pulses, the output ripple is kept below 15 mV for a typical application. In addition, $V_{\text {IN }}$ and BD quiescent currents are reduced to typically $35 \mu \mathrm{~A}$ and $55 \mu \mathrm{~A}$ respectively during the sleep time. As the load current decreases towards a no-load condition, the percentage of time that the LT3695 operates in sleep mode increases and the average input current is greatly reduced resulting in high efficiency even at very low loads. (See Figure 3). At higher output loads (above about 70 mA for the front page application) the LT3695 will be running at the frequency programmed by the $\mathrm{R}_{\mathrm{T}}$ resistor, and will be operating in standard PWM mode. The transition between PWM and Iow ripple Burst Mode operation is seamless, and will not disturb the output voltage.
If low quiescent current is not required, tie SYNC high to select pulse-skipping mode. The benefit of this mode is that the LT3695 will enter full frequency standard PWM operation at a lower output load current than when in Burst Mode operation. With the SYNC pin tied Iow, the front page application circuit will switch at full frequency


Figure 3. Switching Waveforms, Burst Mode Operation
at output loads higher than about 100 mA . With the SYNC pin tied high, the front page application circuit will switch at full frequency at output loads higher than about 30 mA . The maximum load current that the LT3695 can supply is reduced when SYNC is high.

## BOOST Pin Considerations

Capacitor C3 and the internal boost Schottky diode (see the Block Diagram) are used to generate a boost voltage that is higher than the input voltage. In most cases a $0.22 \mu \mathrm{~F}$ capacitor will work well. Figure 4 shows three ways to arrange the boost circuit for the LT3695. The BOOST pin must be more than 2.3 V above the SW pin for best efficiency. For outputs of between 3 V and 8 V , the standard circuit (Figure 4a) is best. For outputs between 2.8 V and 3 V , use a $1 \mu \mathrm{~F}$ boost capacitor. A 2.5 V output presents a special case because it is marginally adequate to support the boosted drive stage while using the internal boost diode. For reliable BOOST pin operation with 2.5 V outputs use a good external Schottky diode (such as the ON Semi MBR0540), and a $1 \mu \mathrm{~F}$ boost capacitor (see Figure 4b). For lower output voltages the boost diode can be tied to the input (Figure 4c), or to another supply greater than 2.8 V . Keep in mind that a minimum input voltage of 4.3 V is required if the voltage at the BD pin is smaller than 3 V . Tying $B D$ to $\mathrm{V}_{\text {IN }}$ reduces the maximum input voltage to 25 V . The circuit in Figure 4a is more efficient because the BOOST pin current and BD pin quiescent current come from a lower voltage source. You must also be sure that the maximum voltage ratings of the BOOST and BD pins are not exceeded.

As mentioned, a minimum of 2.5 V across the BOOST capacitor is required for proper operation of the internal BOOST circuitry to provide the base current for the power NPN switch. For BD pin voltages higher than 3V, the excess voltage across the BOOST capacitor does not bring an increase in performance but dissipates additional power in the internal BOOST circuitry instead. The BOOST circuitry tolerates reasonable amounts of power, however excessive power dissipation on this circuitry may impair reliability. For reliable operation, use no more than 8 V on the BD pin for the circuit in Figure 4a. For higher output voltages, make sure that there is no more than 8 V at the BD pin either by connecting it to another available supply higher than 3 V or

## APPLICATIONS INFORMATION


(4a) For $\mathrm{V}_{\text {OUT }}>2.8 \mathrm{~V}, \mathrm{~V}_{\text {IN(MIN })}=4.3 \mathrm{~V}$ if $\mathrm{V}_{\text {OUT }}<3 \mathrm{~V}$

(4b) For $2.5 \mathrm{~V}<\mathrm{V}_{\text {OUT }}<2.8 \mathrm{~V}, \mathrm{~V}_{\text {IN(MIN })}=4.3 \mathrm{~V}$

(4c) For $\mathrm{V}_{\text {OUT }}<2.5 \mathrm{~V}, \mathrm{~V}_{\text {IN(MAX })}=25 \mathrm{~V}$
Figure 4. Three Circuits for Generating the Boost Voltage
by using a Zener diode between $\mathrm{V}_{\text {OUt }}$ and BD to maintain the BD pin voltage between 3 V and 8 V .
The minimum operating voltage of the LT3695 application is limited by the minimum input voltage and by the maximum duty cycle as outlined previously. For proper start-up, the minimum input voltage is also limited by the boost circuit. If the input voltage is ramped slowly, or the LT3695 is turned on with its RUN/SS pin when the output is already in regulation, then the boost capacitor may not be fully charged. Because the boost capacitor is charged with the energy stored in the inductor, the circuit will rely on some minimum load current to get the boost circuit
running properly. This minimum load will depend on input and output voltages, and on the arrangement of the boost circuit. The minimum load generally goes to zero once the circuit has started. Figure 5 shows a plot of minimum load to start and to run as a function of input voltage. In many cases the discharged output capacitor will present a load to the switcher, which will allow it to start. The plots show the worst-case situation where $\mathrm{V}_{\text {IN }}$ is ramping very slowly. For lower start-up voltage, the boost diode can be tied to $V_{\text {IN }}$; however, this restricts the input range to one-half of the absolute maximum rating of the BOOST pin. At light loads, the inductor current becomes discontinuous and the effective duty cycle can be very high. This reduces the minimum input voltage to approximately 300 mV above $V_{\text {OUT. }}$. At higher load currents, the inductor current is continuous and the duty cycle is limited by the maximum duty cycle of the LT3695, requiring a higher input voltage to maintain regulation.


Figure 5. The Minimum Input Voltage depends on Output Voltage, Load Current and Boost Circuit

## APPLICATIONS INFORMATION

## Soft-Start

The RUN/SS pin can be used to soft-start the LT3695, reducing the maximum input current during start-up. The RUN/SS pin is driven through an external RC network to create a voltage ramp at this pin. Figure 6 shows the startup and shutdown waveforms with the soft-start circuit. By choosing a large RC time constant, the peak start-up current can be reduced to the current that is required to regulate the output, with no overshoot. Choose the value of the resistor so that it can supply $7.5 \mu \mathrm{~A}$ when the RUN/SS pin reaches 2.5 V . For fault tolerant applications, see the discussion of the RUN/SS resistor in the Fault Tolerance section.


Figure 6. To Soft-Start the LT3695, Add a Resistor and Capacitor to the RUN/SS Pin

## Synchronization

To select low ripple Burst Mode operation, tie the SYNC pin below 0.3 V (this can be ground or a logic output).

Synchronizing the oscillator of the LT3695 to an external frequency can be done by connecting a square wave (with $20 \%$ to $80 \%$ duty cycle) to the SYNC pin. The square wave amplitude should have valleys that are below 0.3 V and peaks that are above 0.8 V (up to 6 V ).
The LT3695 will not enter Burst Mode operation at low output loads while synchronized to an external clock, but instead will skip pulses to maintain regulation.

The maximum load current that the part can supply is reduced when a clock signal is applied to SYNC.

The LT3695 may be synchronized overa300kHz to 2.2MHz range. The $\mathrm{R}_{\mathrm{T}}$ resistor should be chosen to set the LT3695 switching frequency $20 \%$ below the lowest synchronization input. For example, if the synchronization signal is 360 kHz , the $R_{T}$ should be chosen for 300 kHz . To assure reliable and safe operation the LT3695 will only synchronize when the output voltage is near regulation as indicated by the PG flag. It is therefore necessary to choose a large enough inductor value to supply the required output current at the frequency set by the $R_{T}$ resistor. See the Inductor Selection section for more information. It is also important to note that slope compensation is set by the $\mathrm{R}_{\mathrm{T}}$ value; to avoid subharmonic oscillations, calculate the minimum inductor value using the frequency determined by $R_{T}$.

## Shorted and Reversed Input Protection

If the inductor is chosen so that it won't saturate excessively, the LT3695 will tolerate a shorted output. When operating in short-circuit condition, the LT3695 will reduce its frequency until the valley current is at a typical value of 1.6A (see Figure 7). There is another situation to consider in systems where the output will be held high when the input to the LT3695 is absent. This may occur in battery charging applications or in battery backup systems where a battery or some other supply is diode ORed with the


Figure 7. The LT3695 Reduces its Frequency to Protect Against Shorted Output with 36V Input

## APPLICATIONS InFORMATION

LT3695's output. If the $\mathrm{V}_{\text {IN }}$ pin is allowed to float and the RUN/SS pin is held high (either by alogic signal or because it is tied to $\mathrm{V}_{\text {IN }}$ ), then the LT3695's internal circuitry will pull its quiescent current through its SW pin. This is fine if your system can tolerate a few mA in this state. If you ground the RUN/SS pin, the SW pin current will drop to essentially zero. However, if the $\mathrm{V}_{\text {IN }}$ pin is grounded while the output is held high, then parasitic diodes inside the LT3695 can pull large currents from the output through the $S W$ pin and the $V_{I N}$ pin. Figure 8 shows a circuit that will run only when the input voltage is present and that protects against a shorted or reversed input.


Figure 8. Diode D4 Prevents a Shorted Input from Discharging a Backup Battery Tied to the Output. It Also Protects the Circuit from a Reversed Input. The Regulator Runs Only when the Input is Present

## PCB Layout

For proper operation and minimum EMI, care must be taken during printed circuit board layout. Figure 9 shows the recommended component placement with trace, ground plane and via locations. Note that large, switched currents flow in the LT3695's $\mathrm{V}_{\mathrm{IN}}$, SW and PGND pins, the catch diode and the input capacitor ( $\mathrm{C}_{\mathrm{IN}}$ ). The loop formed by these components should be as small as possible. These


Figure 9. A Good PCB Layout Ensures Proper, Low EMI Operation
components, along with the inductor and output capacitor ( $\mathrm{C}_{\text {OUT }}$ ), should be placed on the same side of the circuit board, and their connections should be made on that layer. All connections to GND should be made at a common star ground point or directly to a local, unbroken ground plane below these components. The SW and BOOST nodes should be laid out carefully to avoid interference. Finally, keep the $F B, R_{T}$ and $V_{C}$ nodes small so that the ground traces will shield them from the SW and BOOST nodes. To keep thermal resistance low, extend the ground plane as much as possible and add thermal vias under and near the LT3695 to any additional ground planes within the circuit board and on the bottom side. Keep in mind that the thermal design must keep the junctions of the IC below the specified absolute maximum temperature.

## APPLICATIONS INFORMATION

## High Temperature Considerations

The PCB must provide heat sinking to keep the LT3695 cool. The Exposed Pad on the bottom of the package may be soldered to a copper area which should be tied to large copper layers below with thermal vias; these layers will spread the heat dissipated by the LT3695. Place additional vias to reduce thermal resistance further. With these steps, the thermal resistance from die (or junction) to ambient can be reduced to $\theta_{\mathrm{JA}}=40^{\circ} \mathrm{C} / \mathrm{W}$ or less. With 100 LFPM airflow, this resistance can fall by another $25 \%$. Further increases in airflow will lead to lower thermal resistance. Because of the large output current capability of the LT3695, it is possible to dissipate enough heat to raise the junction temperature beyond the absolute maximum. When operating at high ambient temperatures, the maximum load current should be derated as the ambient temperature approaches these maximums. If the junction temperature reaches the thermal shutdown threshold, the part will stop switching to prevent internal damage due to overheating.

Power dissipation within the LT3695 can be estimated by calculating the total power loss from an efficiency measurement. The die temperature rise is calculated by multiplying the power dissipation of the LT3695 by the thermal resistance from junction to ambient. Die temperature rise was measured on a 2-layer, $10 \mathrm{~cm} \times 10 \mathrm{~cm}$ circuit board in still air at a load current of $1 \mathrm{~A}\left(\mathrm{f}_{\mathrm{sw}}=800 \mathrm{kHz}\right)$. For a 12 V input to 5 V output the die temperature elevation above ambient was $22^{\circ} \mathrm{C}$ with the exposed pad soldered and $44^{\circ} \mathrm{C}$ without the exposed pad soldered.

## Fault Tolerance

The LT3695 is designed to tolerate single fault conditions. Shorting two adjacent pins together or leaving one single pin floating does not raise $\mathrm{V}_{\text {OUT }}$ or cause damage to the LT3695. However, the application circuit must meet the requirements discussed in this section in order to achieve this tolerance level.

Tables 5 and 6 show the effects that result from shorting adjacent pins or from a floating pin, respectively.

Table 5: Effects of Pin Shorts

| PINS | EFFECT |
| :--- | :--- |
| PGND-DA | No effect if $V_{\text {IN }}$ < $V_{\text {IN(MAX). }}$ See Input Voltage Range section for description of $V_{\text {IN(MAX) }}$. |
| SW-RUN/SS | The result of this short depends on the load resistance and on R3 (Figure 10). See the following discussion. |
| RUN/SS-RT | No effect or $V_{\text {OUT }}$ will fall below regulation voltage if $I_{\text {R3 }}$ (Figure 10) < 1mA. |
| RT-SYNC | No effect or $V_{\text {OUT }}$ will fall below regulation voltage if the current into the RT pin is less than 1mA. |
| SYNC-V IN | No effect if $V_{\text {IN }}$ does not exceed the absolute maximum voltage of SYNC (20V). |
| PG-GND | No effect. |
| GND-BD | $V_{\text {OUT }}$ may fall below regulation voltage, power dissipation of the power switch will be increased. Note that this short also grounds the <br> voltage source supplying BD. Make sure it is safe to short the supply for BD to ground. For this reason BD should not be connected to <br> $V_{\text {IN }}$, but it is safe to connect it to $V_{\text {OUT }}$. |
| BD-BOOST | If diode D2 (see Figure 10) is used, no effect or $V_{\text {OUT }}$ may fall below regulation voltage. Otherwise the device may be damaged. |

## APPLICATIONS INFORMATION

Table 6: Effects of Floating Pins

| PIN | EFFECT |
| :---: | :---: |
| PGND | No effect if the Exposed Pad is soldered. <br> Otherwise: $\mathrm{V}_{\text {OUT }}$ may fall below regulation voltage. Make sure that $\mathrm{V}_{\text {IN }}<\mathrm{V}_{\operatorname{IN}(\operatorname{MAX})}$ (see Input Voltage Range section for details) and provide a bypass resistor at the DA pin. See the following discussion. |
| DA | $\mathrm{V}_{\text {OUT }}$ may fall below regulation voltage. Make sure that $\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {IN(MAX) }}$ (see Input Voltage Range section for details) and provide a bypass resistor. See the following discussion. |
| SW | $V_{\text {Out }}$ will fall below regulation voltage. |
| RUN/SS | $V_{\text {OUT }}$ will fall below regulation voltage. |
| RT | $V_{\text {Out }}$ will fall below regulation voltage. |
| SYNC | $V_{\text {OUT }}$ may fall below regulation voltage. A floating SYNC pin configures the LT3695 for pulse-skipping mode. However, a floating SYNC pin is sensitive to noise which can degrade device performance. |
| VIN | $\mathrm{V}_{\text {Out }}$ will fall below regulation voltage. |
| $\mathrm{V}_{\mathrm{C}}$ | $V_{\text {OUT }}$ may fall below regulation voltage. Disconnecting the $V_{C}$ pin alters the loop compensation and potentially degrades device performance. The output voltage ripple will increase if the part becomes unstable. |
| FB | $\mathrm{V}_{\text {OUT }}$ will fall below regulation voltage. |
| PG | No effect. |
| GND | Output maintains regulation, but potential degradation of device performance. |
| $B D$ | $V_{\text {Out }}$ may fall below regulation voltage. If $B D$ is not connected, the boost capacitor cannot be charged and thus the power switch cannot saturate properly, which increases its power dissipation. |
| B00ST | $V_{\text {OUT }}$ may fall below regulation voltage. If BOOST is not connected, the boost capacitor cannot be charged and thus the power switch cannot saturate properly, which increases its power dissipation. |

For the best fault tolerance to inadvertent adjacent pin shorts, the RUN/SS pin must not be directly connected to either ground or $\mathrm{V}_{\text {In }}$. If there was a short between RUN/SS and SW then connecting RUN/SS to $\mathrm{V}_{\text {In }}$ would tie $\operatorname{SW}$ to $\mathrm{V}_{\text {IN }}$ and would thus raise $\mathrm{V}_{\text {OUT }}$. Likewise, grounding RUN/SS would tie SW to ground and would damage the power switch if this is done when the power switch is on. A short between RT and a RUN/SS pin that is connected to $\mathrm{V}_{\text {IN }}$ would violate the absolute maximum ratings of the RT pin. Therefore, the current supplying the RUN/SS pin must be limited, for example, with resistor R3 in Figure 10. In case of a short between RUN/SS and SW this resistor charges C2 through the inductor L1 if the current it supplies from


Figure 10. The Dashed Lines Show where a Connection Would Occur if There Were an Inadvertent Short from RUN/SS to an Adjacent Pin or from BOOST to BD. In These Cases, R3 Protects Circuitry Tied to the RT or SW Pins, and D2 Shields BOOST from $V_{\text {OUt }}$. If $\mathrm{C}_{\text {Ss }}$ is Used for Soft Start, RSS Isolates it from SW

## APPLICATIONS INFORMATION

$V_{\text {IN }}$ is not completely drawn by $R_{\text {LOAD }}, R 1+R 2$, and the $B D$ pin (if connected to $\mathrm{V}_{\text {OUT }}$ ). Since this causes $\mathrm{V}_{\text {OUT }}$ to rise, the LT3695 stops switching. The resistive divider formed by R3, R ROAD, and R1 + R2 must be adjusted for VOUT not to exceed its nominal value at the required maximum input voltage $\mathrm{V}_{\text {IN(MAX) }}$. R3 must supply sufficient current into RUN/SS at the required minimum input voltage $\mathrm{V}_{\text {IN(MIN) }}$ for normal non-fault situations. Based on the maximum RUN/SS current of $7.5 \mu \mathrm{~A}$ at $\mathrm{V}_{\text {RUN/SS }}=2.5 \mathrm{~V}$ this gives

$$
\mathrm{R} 3 \leq \frac{\mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}-2.5 \mathrm{~V}}{7.5 \mu \mathrm{~A}}
$$

The currentthrough $R 3$ is maximal at $\mathrm{V}_{\text {IN(MAX) }}$ with RUN/SS shorted to SW:

$$
I_{R 3}=\frac{V_{I N(M A X)}-V_{\text {OUT }}}{R 3}
$$

This current must be drawn by R LOAD, R1 + R2, and the BD pin, if connected to $\mathrm{V}_{\text {Out }}$ :

$$
\mathrm{I}_{\mathrm{R} 3} \leq \frac{\mathrm{V}_{\text {OUT }}}{\mathrm{R}_{\mathrm{LOAD}} \|(\mathrm{R} 1+\mathrm{R} 2)}+I_{\mathrm{BD}}
$$

Without load ( $\mathrm{R}_{\mathrm{LOAD}}=\infty$ ) and assuming the minimum current of $35 \mu \mathrm{~A}$ into the BD pin, this leads to

$$
R 1+R 2 \leq \frac{V_{\text {OUT }}}{\frac{V_{\text {IN(MAX })}-V_{\text {OUT }}}{R 3}-35 \mu \mathrm{~A}}
$$

as upper limit for the feedback resistors. For $\mathrm{V}_{\text {OUT }}<2.5 \mathrm{~V}$ assume no current drawn by the BD pin, which gives

$$
R 1+R 2 \leq \frac{V_{\text {OUT }} \cdot R 3}{V_{\text {IN(MAX })}-V_{\text {OUT }}}
$$

Table 7 shows example values for common applications. $R_{S S}$ must be included as the switch node would otherwise have to charge $\mathrm{C}_{\text {ss }}$ if the SW pin and the RUN/SS pin are shorted, which may damage the power switch.
If RUN/SS is controlled by an external circuitry, the current this circuitry can supply must be limited. This can be done as discussed above. In addition, it may be necessary to protect this external circuitry from the voltage at SW, for example by using a diode.

Table 7. Example Values for R1, R2 and R3 for Common Combinations of $V_{I N}$ and $V_{\text {OUT }}$. $\mathrm{I}_{\mathrm{R} 1+\mathrm{R} 2}$ is the Current Drawn by R1 + R2 in Normal Operation

| $\begin{gathered} \hline \mathrm{V}_{\text {IN(MAX) }} \\ \text { (V) } \\ \hline \end{gathered}$ | $V_{I_{N(M I N)}}$ (V) | $V_{\text {OUT }}$ (V) | $\begin{gathered} \mathrm{R} 3 \\ \text { (k } \Omega \text { ) } \end{gathered}$ | $\begin{gathered} \mathrm{R} 1 \\ (\mathrm{k} \Omega) \end{gathered}$ | $\begin{gathered} \mathrm{R} 2 \\ (\mathrm{k} \Omega) \end{gathered}$ | $\begin{gathered} \mathrm{I}_{\mathrm{R} 1+\mathrm{R} 2} \\ (\mu \mathrm{~A}) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16 | 3.8 | 1.8 | 169 | 11.5 | 9.09 | 87 |
| 36 | 3.8 | 1.8 | 169 | 4.75 | 3.74 | 212 |
| 16 | 4.5 | 2.5 | 261 | 93.1 | 43.2 | 18 |
| 36 | 4.5 | 2.5 | 261 | 16.9 | 7.87 | 101 |
| 16 | 5 | 3.3 | 365 | 432 | 137 | 6 |
| 36 | 5 | 3.3 | 365 | 43.2 | 13.7 | 58 |
| 16 | 7 | 5 | 274 | 536 | 102 | 8 |
| 36 | 7 | 5 | 590 | 221 | 42.2 | 19 |
| 16 | 10 | 8 | 200 | 562 | 61.9 | 13 |
| 36 | 10 | 8 | 475 | 280 | 30.9 | 26 |
| 27 | 14 | 12 | 301 | 511 | 36.5 | 22 |
| 36 | 14 | 12 | 442 | 511 | 36.5 | 22 |

The BOOST pin must not be shorted to a low impedance node like $\mathrm{V}_{\text {Out }}$ that clamps its voltage. For best fault tolerance, supply current into the BD pin through the Schottky diode D2 as shown in Figure 10. Note that this diode must be able to handle the maximum output current in case there is a short between the BD pin and the GND pin.
A short between RUN/SS and SW may also increase the output ripple. To suppress this, connect the soft-start

## APPLICATIONS INFORMATION

network consisting of $\mathrm{R}_{S S}$ and $\mathrm{C}_{S S}$ to RUN/SS as shown in Figure 10. Css should not be smaller than $0.22 \mu \mathrm{~F}$.
The SYNC pin must not be directly connected to either ground or $\mathrm{V}_{\text {IN }}$. A short between RT and a SYNC pin that is connected to $\mathrm{V}_{\text {IN }}$ could violate the absolute maximum ratings of the RT pin. A short between the SYNC pin and the $\mathrm{V}_{\text {IN }}$ pin could damage an external driver circuit which may be connected to SYNC or would short $\mathrm{V}_{\text {IN }}$ to ground if SYNC is grounded.

The recommended connection for SYNC is shown in Figure 11. If SYNC is to be driven by an external circuitry, $R_{S}$ may be used to isolate this circuitry from $\mathrm{V}_{\text {IN }}$. $\mathrm{C}_{S}$ must be used in this case to provide a low impedance path for the synchronization signal. If SYNC is pulled low, $\mathrm{R}_{S}$ prevents $V_{\text {IN }}$ from being shorted to ground in case of an inadvertent short between SYNC and $\mathrm{V}_{\text {IN }}$. If SYNC is pulled high to $\mathrm{V}_{\text {IN }}$, then $R_{S}$ protects the RT pin during an inadvertent short between SYNC and RT.

If the DA pin or the PGND pin are inadvertently left floating, the current path of the catch diode is interrupted unless a bypass resistor is connected from DA to ground. Use a $360 \mathrm{~m} \Omega$ (5\% tolerance) resistor rated for a power dissipation of

$$
P=I^{2} \operatorname{LOAD}(\operatorname{MAX}) \bullet 0.36 \bullet\left(1-D C_{\text {MIN }}\right)
$$

where $\mathrm{I}_{\mathrm{LOAD}(\operatorname{MAX})}$ is the maximum load current and $\mathrm{DC}_{\text {MIN }}$ is the minimum duty cycle. For example, this would require a power rating of at least 219 mW for an output current of 800 mA and a minimum duty cycle of $5 \%$. Make sure not to exceed $\mathrm{V}_{\text {IN(MAX) }}$ (see Input Voltage Range section for details) during start-up or overload conditions.

## Other Linear Technology Publications

Application Notes 19, 35 and 44 contain more detailed descriptions and design information for buck regulators and other switching regulators. The LT1376 data sheet has a more extensive discussion of output ripple, Ioop compensation and stability testing. Design Note 318 shows how to generate a bipolar output supply using a buck regulator.


Figure 11. The Dashed Lines Show Where a Connection Would Occur if There Were an Inadvertent Short from SYNC to an Adjacent Pin. In This Case, $\mathbf{R}_{\mathbf{S}}$ Protects Circuitry Connecting to SYNC

## LT3695

## TYPICAL APPLICATIONS

Fully Tolerant 3.3V Step-Down Converter with Soft-Start

1.8V Step-Down Converter

$5 \mathrm{~V}, 2 \mathrm{MHz}$ Step-Down Converter


# PACKAGE DESCRIPTION 

MSE Package
16-Lead Plastic MSOP, Exposed Die Pad
(Reference LTC DWG \# 05-08-1667 Rev A)


## TYPICAL APPLICATION

## 5V Step-Down Converter



## reLated parts

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LT3970 | 40V, 350mA, 2MHz High Efficiency MicroPower Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN }}$ : 4 V to 40 V Transient to $60 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}=1.21 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 3 \mathrm{~mm} \times 2 \mathrm{~mm}$ DFN-10, MSOP-10 Packages |
| LT3689 | 36V, 60V Transient Protection, $800 \mathrm{~mA}, 2.2 \mathrm{MHz}$ High Efficiency MicroPower Step-Down DC/DC Converter with POR Reset and Watchdog Timer | $\mathrm{V}_{\text {IN: }}: 3.6 \mathrm{~V}$ to 36 V Transient to $60 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}=0.8 \mathrm{~V}$, $I_{Q}=75 \mu \mathrm{~A}, I_{S D}<1 \mu \mathrm{~A}, 3 \mathrm{~mm} \times 3 \mathrm{~mm}$ QFN-16 Package |
| LT3685 | 36 V with Transient Protection to 60V, 2A (IOUT), 2.4MHz, High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN }}: 3.6 \mathrm{~V}$ to $38 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX }}=0.78 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=70 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-10, MSOP-10E Packages |
| LT3684 | 34 V with Transient Protection to 36V, 2A (Iout), 2.8MHz, High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN: }}: 3.6 \mathrm{~V}$ to 34 V , $\mathrm{V}_{\text {OUT(MAX) }}=1.26 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=850 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-10, MSOP-10E Packages |
| LT3682 | $36 \mathrm{~V}, 60 \mathrm{~V}_{\text {max }}$, 1A, 2.2MHz High Efficiency Micropower Step-Down DC/DC Converter | $\mathrm{V}_{\text {In: }} 3.6 \mathrm{~V}$ to 36 V , $\mathrm{V}_{\text {OUT(MAX) }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=75 \mu \mathrm{~A}, \mathrm{I}_{\text {SD }}<1 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-12 Package |
| LT3508 | 36 V with Transient Protection to 40V, Dual 1.4A (Iout), 3MHz, High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN }}: 3.7 \mathrm{~V}$ to $36 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=4.6 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}=1 \mu \mathrm{~A}$, $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ QFN-24, TSSOP-16E Packages |
| LT3507 | 36 V 2.5 MHz , Triple $\left(2.4 \mathrm{~A}+1.5 \mathrm{~A}+1.5 \mathrm{~A}\left(\mathrm{I}_{\text {OUT }}\right)\right)$ with LDO Controller High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN: }}: 4 \mathrm{~V}$ to $36 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=7 \mathrm{~mA}, I_{\text {SD }}=1 \mu \mathrm{~A}$, $5 \mathrm{~mm} \times 7 \mathrm{~mm}$ QFN-38 Package |
| LT3505 | 36V with Transient Protection to 40V, 1.4A (IOUT), 3MHz, High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN }}: 3.6 \mathrm{~V} \text { to } 34 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX })}=0.78 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}=2 \mu \mathrm{~A} \text {, }$ $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-8, MSOP-8E Packages |
| LT3500 | $36 \mathrm{~V}, 40 \mathrm{~V}_{\text {MAX }}, 2 \mathrm{~A}, 2.5 \mathrm{MHz}$ High Efficiency Step-Down DC/DC Converter and LDO Controller | $\begin{aligned} & \mathrm{V}_{\text {IN: }}: 3.6 \mathrm{~V} \text { to } 36 \mathrm{~V}, \mathrm{~V}_{\text {OUT (MAX) }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<10 \mu \mathrm{~A}, \\ & 3 \mathrm{~mm} \times 3 \mathrm{~mm} \text { DFN-10 Package } \end{aligned}$ |
| LT3493 | 36V, 1.4A (Iout), 750kHz High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN }}: 3.6 \mathrm{~V}$ to $36 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=1.9 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, $2 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-6 Package |
| LT3481 | 34 V with Transient Protection to 36V, 2 A (Iout), 2.8MHz, High Efficiency Step-Down DC/DC Converter with Burst Mode Operation | $\mathrm{V}_{\text {IN }}: 3.6 \mathrm{~V}$ to $34 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX }}=1.26 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=50 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-10, MSOP-10E Packages |
| LT3480 | 36 V with Transient Protection to 60V, 2 A (Iout), 2.4MHz, High Efficiency Step-Down DC/DC Converter with Burst Mode Operation | $\mathrm{V}_{\text {IN }}: 3.6 \mathrm{~V}$ to $38 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX }}=0.78 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=70 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-10, MSOP-10E Packages |
| LT3437 | 60V, 400 mA (I IOUT), MicroPower Step-Down DC/DC Converter with Burst Mode Operation | $\mathrm{V}_{\text {IN: }} 3.3 \mathrm{~V}$ to $60 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}=1.25 \mathrm{~V}, \mathrm{I}_{Q}=100 \mu \mathrm{~A}$, $\mathrm{I}_{\text {SD }}<1 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-10, TSSOP-16E Package |
| LT3434/LT3435 | 60V, 2.4A (Iout), 200kHz/500kHz, High Efficiency Step-Down DC/DC Converter with Burst Mode Operation | $\mathrm{V}_{\text {IN: }}: 3.3 \mathrm{~V}$ to $60 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}=1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=100 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, TSSOP-16E Package |
| LT1976/LT1977 | 60V, 1.2A (I Iout), 200kHz/500kHz, High Efficiency Step-Down DC/DC Converter with Burst Mode Operation | $\mathrm{V}_{\text {IN }}: 3.3 \mathrm{~V}$ to $60 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}=1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=100 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, TSSOP-16E Package |
| LT1936 | 36V, 1.4A (Iout), 500kHz High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN }}: 3.6 \mathrm{~V} \text { to } 36 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}=1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=1.9 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A} \text {, }$ MS8E Package |
| LT1766 | 60V, 1.2A (Iout), 200kHz, High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN: }} 5.5 \mathrm{~V}$ to $60 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}=1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}=25 \mu \mathrm{~A}$, TSSOP-16/E Package |
|  |  | $3695 f$ |
| $2 \begin{aligned} & \text { Linear Technology Corporation } \\ & 1630 \text { McCarthy Blvd., Milpitas, CA } 95035-7417 \\ & (408) 432-1900 \bullet \text { FAX: (408) 434-0507 } \bullet \text { www.linear.com }\end{aligned}$ |  | LT 0709 • PRINTED IN USA <br> © LINEAR TECHNOLOGY CORPORATION 2009 |

