



# A/D Type 8-Bit OTP MCU with OPA and 8×8 LED Driver

### **Technical Document**

- Tools Information
- FAQs
- Application Note
  - HA0003E Communicating between the HT48 & HT46 Series MCUs and the HT93LC46 EEPROM
  - HA0075E MCU Reset and Oscillator Circuits Application Note
  - HA0114E Calibrating the OPA Input Voltage Offset on the HT46R32/322/34/342, HT45R32/34 and HT45RM03

#### **Features**

 Operating voltage: f<sub>SYS</sub>=4MHz: 2.2V~5.5V f<sub>SYS</sub>=8MHz: 3.3V~5.5V

- 37 bidirectional I/O lines (max.)
- support 8×8 LED driver
- Single interrupt input shared with an I/O line
- Two 8-bit programmable timer/event counter with overflow interrupt
- · Integrated crystal and RC oscillator
- · Watchdog Timer
- 4096×15 Program Memory capacity
- 192×8 Data Memory capacity
- Integrated PFD function for sound generation
- Power-down and wake-up functions reduce power consumption

- Up to  $0.5\mu s$  instruction cycle with 8MHz system clock at  $V_{DD}$ =5V
- 6-level subroutine nesting
- 16 channel 12-bit resolution A/D converter
- Integrated single operational amplifier or comparator selectable via configuration option
- Peripheral clock output PCK
- Dual 8-bit PWM outputs shared with I/O lines
- · Bit manipulation instruction
- · Full table read instruction
- 63 powerful instructions
- All instructions executed in one or two machine cycles
- · Low voltage reset function
- 44-pin QFP package


### **General Description**

The HT46R343 is 8-bit, high performance, RISC architecture microcontroller devices. With their fully integrated A/D converter they are especially suitable for applications which interface to analog signals, such as those from sensors. The addition of an internal operational amplifier/comparator and PWM modulation functions further adds to the analog capability of these devices.

With the comprehensive features of low power consumption, I/O flexibility, programmable frequency divider, timer functions, oscillator options, multi-channel A/D Converter, OP/Comparator, Pulse Width Modulation function, LED driver, Power-down and wake-up functions etc, the application scope of these devices is broad and encompasses areas such as sensor signal processing, motor driving, industrial control, consumer products, subsystem controllers, etc.




# **Block Diagram**





# **Pin Assignment**



# **Pin Description**

Pin Name	I/O	Options	Description
PA0~PA2 PA3/PFD PA4/TMR1 PA5~PA7	I/O	Pull-high Wake-up PA3 or PFD Timer 0 or Timer 1 (PFD Clock Source)	Bidirectional 8-bit input/output port. Each pin can be configured as wake-up input by configuration options. Software instructions determine if the pin is a CMOS output or Schmitt trigger input. Configuration options determine which pins on the port have pull-high resistors. The PFD and TMR1 pins are pin-shared with PA3 and PA4. PA0~PA7 can be used as LED driver (source end).
PB0/AN0/APO, PB1/AN1~ PB7/AN7, PC0/AN8~ PC7/AN15	I/O	Pull-high	16 lines AD inut pun-shared with PB and PC. Bidirectional 8-bit input/output port. Software instructions determine if the pin is a CMOS output or Schmitt trigger input. Configuration options determine which pins on the port have pull-high resistors. Pins PB, PC are pin-shared with the A/D input pins. The A/D inputs are selected via software instructions. Once selected as an A/D input, the I/O function and pull-high resistor are disabled automatically.  About PB0/AN0/APO: If the pin is PB0 (setting by ADCS.PCR3~0=00), ADC and OP amp should be power off automatically.  If the pin is AN0 (setting by ADCS.PCR3~0), APO is connected with AN0 pin together and OP amp on/off is controlled by OPAC.OPAEN.
PD0/PWM0 PD1/PWM1 PD2/PCK PD5/TMR0 PD6/INT	I/O	Pull-high PD0 or PWM0 PD1 or PWM1 PD2 or PCK	Bi-directional 4-bit input/output port. Software instructions determine if the pin is a CMOS output or Schmitt trigger input. Configuration options determine which pins on this port have pull-high resistors. PD0/PD1 are pin-shared with the PWM0/PWM1 outputs selected via configuration option. PD0, PD1, PD2, PD5, PD6 are pin-shared with the PWM0, PWM1, PCK, TMR0, INT output selected via configuration option.
PE0~PE7	I/O	Pull-high	Bidirectional 8-bit input/output port. Software instructions determine if the pin is a CMOS output or Schmitt trigger input. A configuration option determines if all pins on the port have pull-high resistors.  PE0~PE7 can be used as LED driver (sink end).
APN APP	I I	_	APN and APP are the internal operational amplifier, negative input pin and positive input pin respectively .
RES	-		Schmitt trigger reset input. Active low.
VDD			Positive power supply
VSS	_	_	Negative power supply, ground.



Pin Name	I/O	Options	Description
OSC1 OSC2	0	Crystal or RC	OSC1, OSC2 are connected to an external RC network or external crystal, determined by configuration option, for the internal system clock. If the RC system clock option is selected, pin OSC2 can be used to measure the system clock at 1/4 frequency.

# **Absolute Maximum Ratings**

Supply Voltage	$V_{SS}$ -0.3V to $V_{SS}$ +6.0V	Storage Temperature	50°C to 125°C
Input Voltage	$V_{SS}$ -0.3V to $V_{DD}$ +0.3V	Operating Temperature	40°C to 85°C
I <sub>OL</sub> Total	150mA	I <sub>OH</sub> Total	100mA
Total Power Dissipation	500mW		

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

# **D.C. Characteristics**

Operating Temperature: 40°C~+85°C, Ta=25°C

Symbol			Test Conditions		_			
Symbol	Parameter	V <sub>DD</sub> Conditions		Min.	Тур.	Max.	Unit	
.,	Operating Voltage		f <sub>SYS</sub> =4MHz	2.2	_	5.5	V	
$V_{DD}$	Operating Voltage	_	f <sub>SYS</sub> =8MHz	3.3	_	5.5	V	
	Operating Current		No load, f <sub>SYS</sub> =4MHz	_	0.6	1.5	mA	
I <sub>DD1</sub>	(Crystal OSC)	5V	ADC disable	_	2	4	mA	
	Operating Current	3V	No load, f <sub>SYS</sub> =4MHz	_	0.8	1.5	mA	
I <sub>DD2</sub>	(RC OSC)	5V	ADC disable	_	2.5	4	mA	
I <sub>DD3</sub>	Operating Current (Crystal OSC, RC OSC)	5V	No load, f <sub>SYS</sub> =8MHz ADC disable	_	3	5	mA	
	Standby Current	3V	No load,	_	_	5	μА	
I <sub>STB1</sub>	(WDT Enabled)	5V	system HALT	_	_	10	μА	
	Standby Current	3V	No load,	_	_	1	μА	
I <sub>STB2</sub>	(WDT Disabled)	5V S	system HALT	_	_	2	μΑ	
V <sub>IL1</sub>	Input Low Voltage for I/O Ports, TMR and INT	_	_	0	_	0.3V <sub>DD</sub>	V	
V <sub>IH1</sub>	Input High Voltage for I/O Ports, TMR and INT	_	_	0.7V <sub>DD</sub>	_	V <sub>DD</sub>	V	
V <sub>IL2</sub>	Input Low Voltage (RES)	_	_	0	_	0.4V <sub>DD</sub>	V	
V <sub>IH2</sub>	Input High Voltage (RES)	_	_	0.9V <sub>DD</sub>	_	V <sub>DD</sub>	V	
V <sub>LVR</sub>	Low Voltage Reset	_	_	2.7	3.0	3.3	V	
	I/O Port Sink Current	3V	V <sub>OL</sub> =0.1V <sub>DD</sub>	4	8	_	mA	
I <sub>OL1</sub>	(PA, PB, PC, PD)	5V	V <sub>OL</sub> =0.1V <sub>DD</sub>	10	20	_	mA	
1	I/O Port Source Current	3V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-2	-4	_	mA	
I <sub>OH1</sub>	(PB, PC, PD, PE)	5V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-5	-10	_	mA	
1	PE Ports Sink Current for LED	3V	V <sub>OL</sub> =0.1V <sub>DD</sub>	8	16	_	mA	
I <sub>OL2</sub>	Driver	5V	V <sub>OL</sub> =0.1V <sub>DD</sub>	20	40		mA	

Rev. 1.00 4 October 11, 2007



0	D		Test Conditions		<b>-</b>		1124	
Symbol	Parameter	$V_{DD}$	Conditions	Min.	Тур.	Max.	Unit	
1	PA Ports Source Current for LED	3V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-4	-8	_	mA	
I <sub>OH2</sub>	Driver	5V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-10	-20	_	mA	
В	D. II bish D. sistem s		_	20	60	100	kΩ	
R <sub>PH</sub>	Pull-high Resistance	5V	_	10	30	50	kΩ	
V <sub>AD</sub>	A/D Input Voltage	_	_	0	_	$V_{DD}$	V	
	Additional Power Consumption	3V		_	0.5	1	mA	
I <sub>ADC</sub>	f A/D Converter is Used	5V	_	_	1.5	3	mA	
DNL	ADC Differential Non-Linearity	5V	t <sub>AD</sub> =1μs	_	_	±2	mA	
INL	ADC Integral Non-Linearity	5V	t <sub>AD</sub> =1μs	_	±2.5	4	mA	
RESOLU	Resolution	_	_	_	_	12	Bits	

# A.C. Characteristics Ta=25°C

0	D		Test Conditions		-		Unit	
Symbol	Parameter	V <sub>DD</sub> Conditions		Min.	Тур.	Max.	Unit	
f	System Clock		2.2V~5.5V	400	_	4000	kHz	
f <sub>SYS</sub>	(Crystal OSC, RC OSC)	_	3.3V~5.5V	400	_	8000	kHz	
f	Timer I/P Frequency	_	2.2V~5.5V	0	_	4000	kHz	
f <sub>TIMER</sub>	(TMR)	_	3.3V~5.5V	0	_	8000	kHz	
1	Matalada o Oscillata o Basis d	3V	_	45	90	180	μS	
twdtosc	Watchdog Oscillator Period		_	32	65	130	μS	
t <sub>WDT1</sub>	Watchdog Time-out Period (WDT OSC)	_	_	2 <sup>15</sup>	_	2 <sup>16</sup>	t <sub>WDTOSC</sub>	
t <sub>WDT2</sub>	Watchdog Time-out Period (System Clock)	_	_	2 <sup>17</sup>	_	2 <sup>18</sup>	t <sub>SYS</sub>	
t <sub>RES</sub>	External Reset Low Pulse Width	_	_	1	_	_	μS	
t <sub>SST</sub>	System Start-up Timer Period	_	Wake-up from HALT	_	1024	_	*t <sub>SYS</sub>	
t <sub>LVR</sub>	Low Voltage Width to Reset	_	_	0.25	1	2	ms	
t <sub>INT</sub>	Interrupt Pulse Width	_	_	1	_	_	μS	
t <sub>AD</sub>	A/D Clock Period	_	_	1	_	_	μS	
t <sub>ADC</sub>	A/D Conversion Time	_	_	_	80	_	t <sub>AD</sub>	
t <sub>ADCS</sub>	A/D Sampling Time	_	_	_	32	_	t <sub>AD</sub>	

Note: \*t<sub>SYS</sub>=1/f<sub>SYS</sub>

Rev. 1.00 5 October 11, 2007



# **OP Amplifier Electrical Characteristics**

Ta=25°C

0	Dovometer		Test Conditions	Min	_		1124	
Symbol	Parameter	$V_{DD}$	Conditions	Min.	Тур.	Max.	Unit	
D.C. Electrical Characteristic								
$V_{DD}$	Operating Voltage	_	_	3	_	5.5	V	
V <sub>OPOS1</sub>	Input Offset Voltage	5V	_	-10	_	10	mV	
V <sub>OPOS2</sub>	Input Offset Voltage		By Calibration	-2	_	2	mV	
V <sub>CM</sub>	Common Mode Voltage Range		_	V <sub>SS</sub>	_	V <sub>DD</sub> - 1.4V	V	
PSRR	Power Supply Rejection Ratio	_	_	60	80	_	dB	
CMRR	Common Mode Rejection Ratio		V <sub>CM</sub> =0~V <sub>DD</sub> -1.4V	60	80	_	dB	
t <sub>RES</sub>	Response Time (Comparator)	_	Input overdrive=±10mV	_	_	2	μS	
A.C. Elec	trical Characteristic							
V <sub>OPOS1</sub>	Open Loop Gain	_	_	60	80	_	dB	
SR	Slew Rate +, Slew Rate -		No load		0.1	_	V/μs	
GBW	Gain Band Width	_	R <sub>L</sub> =1M, C <sub>L</sub> =100p	_	_	100	kHz	



### **Functional Description**

#### **Execution Flow**

The system clock for the microcontroller is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

#### **Program Counter - PC**

The program counter controls the sequence in which the instructions stored in program memory are executed and whose contents specify full range of program memory.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are


incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter, PCL, is a readable and writeable register. Moving data into the PCL performs a short jump. The destination will be within 256 locations

When a control transfer takes place, an additional dummy cycle is required.



**Program Counter** Mode \*10 \*1 \*11 \*9 \*8 \*7 \*6 \*5 \*4 \*3 \*2 \*0 Initial Reset 0 0 0 0 0 0 0 0 0 0 0 0 **External Interrupt** 0 0 0 0 0 0 0 0 0 1 0 0 Timer/Event 0 Counter Overflow 0 0 0 0 0 0 0 0 1 0 0 0 Timer/Event 1 Counter Overflow 0 0 0 0 0 0 0 0 1 1 0 0 A/D Converter Interrupt 0 0 0 0 0 0 0 0 0 0 Skip Program Counter+2 Loading PCL \*11 \*10 \*9 \*8 @6 @5 @0 @7 @4 @3 @2 @1 Jump, Call Branch #11 #10 #9 #8 #7 #6 #5 #2 #0 #4 #3 #1 Return from Subroutine S11 S10 S9 S8 S7 S6 S5 **S4** S2 S0

#### **Program Counter**

Note: PC11~PC8: Current Program Counter bits S11~S0: Stack register bits

#11~#0: Instruction Code bits @7~@0: PCL bits



#### **Program Memory - ROM**

The program memory is used to store the program instructions which are to be executed as well as table data and interrupt entries. It is structured into 4K×15 bits device, which can be addressed by both the program counter and table pointer.

Certain locations in the program memory are reserved for use by the reset and by the interrupt vectors.

#### • Location 000H

This vector is reserved for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

#### Location 004H

This vector is used by the external interrupt  $\overline{\text{INT}}$ . If the external interrupt pin on the device receives a low going edge, the program will jump to this location and begin execution if the external interrupt is enabled and the stack is not full.

#### Location 008H

This vector is used by the Timer/Event Counter 0. If a timer overflow occurs, the program will jump to this location and begin execution if the timer interrupt is enabled and the stack is not full.

#### Location 00CH

This vector is used by the Timer/Event Counter 1. If a timer overflow occurs, the program will jump to this location and begin execution if the timer interrupt is enabled and the stack is not full.


#### Location 010H

This vector is used by the A/D converter. When an A/D cycle conversion is complete, the program will jump to this location and begin execution if the A/D interrupt is enabled and the stack is not full.

#### Table location

Any location in the Program Memory space can be used as a look-up table. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH. Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, and the remaining bits are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register, which indicates the table location. Before accessing

the table, the location must be placed in TBLP. The TBLH register is read only and cannot be restored. If the main routine and the ISR, Interrupt Service Routine, both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. In such a case errors can occur. Therefore, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be used in both the main routine and the ISR, the interrupt is should be disabled prior to the table read instruction. It should not be re-enabled until the TBLH has been backed up. All table related instructions require two cycles to complete their operation. These areas may function as normal program memory depending upon requirements.



**Program Memory** 

### Stack Register - STACK

This is a special part of the memory which is used to save the contents of the program counter only. The stack is organized into 6 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer, known as stack pointer, and is also neither readable nor writeable. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction,

In a torrest and		Table Location											
Instruction	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0	
TABRDC [m]	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0	
TABRDL [m]	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0	

**Table Location** 

Note: \*11~\*0: Table location bits @7~@0: Table pointer bits

P11~P8: Current program counter bits



RET or RETI, the program counter is restored to its previous value from the stack. After a device reset, the stack pointer will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledgment will be inhibited. When the stack pointer is decremented, using a RET or RETI instruction, the interrupt will be serviced. This feature prevents a stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost. Only the most recent 6 return addresses are stored.

#### Data Memory - RAM

The data memory is divided into two functional groups: special function registers and general purpose data memory. The general purpose memory has a structure of 192×8 bits. Most locations are read/write, but some are read only.

The remaining space between the end of the Special Purpose Data Memory and the beginning of the General Purpose Data Memory is reserved for future expanded usage, reading these locations will obtain a result of "00H". The general purpose data memory, addressed from 40H to FFH, is used for user data and control information under instruction commands. All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by the "SET [m].i" and "CLR [m].i" instructions. They are also indirectly accessible through memory pointer register, MP.

# **Indirect Addressing Register**

Location 00H is an indirect addressing register that is not physically implemented. Any read/write operation on [00H] accesses data memory pointed to by the MP register. Reading location 00H itself indirectly will return the result 00H. Writing indirectly results in no operation.

The memory pointer register, MP, is a 8-bit register.

#### **Accumulator**


The accumulator is closely related to ALU operations and can carry out immediate data operations. Any data movement between two data memory locations must pass through the accumulator.

#### Arithmetic and Logic Unit - ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- · Arithmetic operations ADD, ADC, SUB, SBC, DAA
- · Logic operations AND, OR, XOR, CPL
- · Rotation RL, RR, RLC, RRC
- · Increment and Decrement INC, DEC
- Branch decision SZ, SNZ, SIZ, SDZ ....

The ALU not only saves the results of a data operation but also changes the status register.





### Status Register - STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition operations related to the status register may give different results from those intended. The TO flag can be affected only by system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PDF flag can be affected only by executing the "HALT" or "CLR WDT" instruction or a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be

pushed onto the stack automatically. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

#### Interrupt

The devices provide an external interrupt, an internal timer/event counter interrupt and an A/D converter interrupt. The Interrupt Control Register, INTC, contains the interrupt control bits to set the enable or disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked by clearing the EMI bit. This scheme may prevent any further interrupt nesting. Other interrupt requests may happen during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit in INTCO/INTC1 may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the stack pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full.

Bit No.	Label	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation, otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction, otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logic operation is zero, otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa, otherwise OV is cleared.
4	PDF	PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6, 7	_	Unused bit, read as "0"

### Status (0AH) Register

Bit No.	Label	Function			
0	EMI	Controls the master (global) interrupt (1=enabled; 0=disabled)			
1	EEI	ontrols the external interrupt (1=enabled; 0=disabled)			
2	ET0I	Controls the Timer/Event Counter 0 interrupt (1=enabled; 0=disabled)			
3	ET1I	Controls the Timer/Event Counter 1 interrupt (1=enabled; 0=disabled)			
4	EIF	External interrupt request flag (1=active; 0=inactive)			
5	T0F	Internal Timer/Event Counter 0 request flag (1=active; 0=inactive)			
6	T1F	Internal Timer/Event Counter 1 request flag (1=active; 0=inactive)			
7	_	Unused bit, read as "0"			

INTC (0BH) Register

Rev. 1.00 October 11, 2007



Bit No.	Label	Function
0	EADI	Control the A/D converter interrupt (1=enabled; 0=disabled)
1~3	_	Unused bit, read as "0"
4	ADF	A/D converter request flag (1=active; 0=inactive)
5~7	_	Unused bit, read as "0"

#### INTC1 (1EH) Register

All interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at a specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition on the  $\overline{\text{INT}}$  pin, which will set the related interrupt request flag, EIF, which is bit 4 of INTC0. When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag, EIF, and EMI bits will be cleared to disable other interrupts.

The internal timer/event counter 0 interrupt is initialised by setting the timer/event counter interrupt request flag, T0F, which is bit 5 of INTC0, caused by a timer overflow. When the interrupt is enabled, the stack is not full and the T0F bit is set, a subroutine call to location 008H will occur. The related interrupt request flag, T0F, will be reset and the EMI bit cleared to disable further interrupts.

The internal timer/event counter 1 interrupt is initialised by setting the timer/event counter interrupt request flag, T1F, which is bit 6 of INTC1, caused by a timer overflow. When the interrupt is enabled, the stack is not full and the T1F bit is set, a subroutine call to location 00CH will occur. The related interrupt request flag, T1F, will be reset and the EMI bit cleared to disable further interrupts.

The A/D converter interrupt is initialised by setting the A/D converter request flag, ADF, which is bit 4 of INTC1, caused by an end of A/D conversion. When the interrupt is enabled, the stack is not full and the ADF bit is set, a subroutine call to location 010H will occur. The related interrupt request flag, ADF, will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are held until the RETI instruction is executed or the EMI bit and the related interrupt control bit are set to 1. Of course, the stack must not be full. To return from the interrupt subroutine, a RET or RETI instruction may be executed. A RETI instruction will set the EMI bit to enable an interrupt service, but a RET instruction will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.


Interrupt Source	Priority	Vector
External Interrupt	1	004H
Timer/Event Counter 0 Overflow	2	008H
Timer/Event Counter 1 Overflow	3	00CH
A/D Converter Interrupt	4	010H

Once the interrupt request flags, T0F/T1F, EIF, ADF, are set, they will remain in the INTC0/INTC1 register until the interrupts are serviced or cleared by a software instruction. It is recommended that a program does not use the CALL subroutine within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

#### **Oscillator Configuration**

There are two oscillator circuits in the microcontroller, namely an RC oscillator and a crystal oscillator, the choice of which is determined by a configuration option. When the system enters the Power-down mode the system oscillator stops and ignores external signals to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VSS is required whose resistance value must range from  $24k\Omega$  to  $1M\Omega$ . The system clock, divided by 4, can be monitored on pin OSC2 if a pull-high resistor is connected. This signal can be used to synchronise external logic. The RC oscillator provides the most cost effective solution, however the frequency of



System Oscillator



oscillation may vary with VDD, temperature and the process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired.

If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator; no other external components are required. Instead of a crystal, a resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required, If the oscillating frequency is less than 1MHz.

The WDT oscillator is a free running on-chip RC oscillator, and requires no external components. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator keeps running with a period of approximately  $65\mu s$  at 5V. The WDT oscillator can be disabled by a configuration option to conserve power.

#### Watchdog Timer - WDT

The WDT clock source comes from either its own integrated RC oscillator, known as the WDT oscillator, or the instruction clock, which is the system clock divided by 4. The choice of which one is used is decided by a configuration option. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by a configuration option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

Once the internal WDT oscillator (RC oscillator with a period of  $65\mu s$  at 5V nominal) is selected, it is divided by  $32768{\sim}65536$  to get a time-out period of approximately  $2.1s{\sim}4.3s$ . This time-out period may vary with temperatures, VDD and process variations. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operate in the same manner except that in the Power-down state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT instruction will stop the system clock.

The WDT overflow under normal operation will initialise a "chip reset" and set the status bit "TO". But in the

Power-down mode, the overflow will initialisze a "warm reset", and only the program counter and SP are reset to zero. To clear the contents of the WDT, three methods are adopted; external reset (a low level on the RES pin), a software instruction and a HALT instruction. The software instruction include "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the configuration option - "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLR WDT times equal one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. CLR WDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.


#### Power Down Operation - HALT

The HALT mode is initialised by the "HALT" instruction and results in the following...

- The system oscillator will be turned off but the WDT oscillator keeps running (if the WDT oscillator is selected).
- The contents of the on chip Data Memory and registers remain unchanged.
- WDT will be cleared and start counting again (if the WDT clock is from the WDT oscillator).
- All of the I/O ports maintain their original status.
- · The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialisation and the WDT overflow performs a "warm reset". After the TO and PDF flags are examined, the reason for the chip reset can be determined. The PDF flag is cleared by a system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the program counter and Stack Pointer; the others keep their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by the options. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it is awakening from an interrupt, two



**Watchdog Timer** 



sequences may happen. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024  $t_{\rm SYS}$  (system clock period) to resume normal operation. In other words, a dummy period will be inserted after wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimise power consumption, all the I/O pins should be carefully managed before entering the status.

#### Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that resets only the program counter and stack pointer, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions		
0	0	RES reset during power-up		
u	u	RES reset during normal operation		
0	1	RES wake-up HALT		
1	u	WDT time-out during normal operation		
1	1	WDT wake-up HALT		

Note: "u" means "unchanged"


To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system reset (power-up, WDT time-out or RES reset) or the system awakes from the HALT state.

When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay.


An extra option load time delay is added during system reset (power-up, WDT time-out at normal mode or  $\overline{\text{RES}}$  reset).

The functional unit chip reset status are shown below.

Program Counter	000H
Interrupt	Disable
WDT	Clear. After master reset, WDT begins counting
Timer/Event Counter	Off
Input/Output Ports	Input mode
Stack Pointer	Points to the top of the stack




**Reset Timing Chart** 



**Reset Circuit** 

Note: Most applications can use the Basic Reset Circuit as shown, however for applications with extensive noise, it is recommended to use the Hi-noise Reset Circuit.



**Reset Configuration** 



The registers' states are summarised in the following table.

Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Times-out (HALT)*
MP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	xx xxxx	uu uuuu	uu uuuu	uu uuuu	uu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC0	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
TMR0	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
TMR0C	00-0 1000	00-0 1000	00-0 1000	00-0 1000	uu-u uuuu
TMR1	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
TMR1C	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u
PA	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
РВ	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PCC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PD	-11111	-11111	-11111	-11111	-uuuuu
PDC	-11111	-11111	-11111	-11111	-uuuuu
PE	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PEC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PWM0	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
PWM1	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
INTC1	00	00	00	00	uu
OPAC	0000 1000	0000 1000	0000 1000	0000 1000	uuuu uuuu
ADRL	xxxx	xxxx	xxxx	xxxx	uuuu
ADRH	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADCR	0100 0000	0100 0000	0100 0000	0100 0000	uuuu uuuu
ACSR	1-0000	1-0000	1-0000	1-0000	u-uuuu

Note: "\*" stands for warm reset

"u" stands for unchanged

"x" stands for unknown



#### **Timer/Event Counter**

Two timer/event counter (TMR) are implemented in the microcontroller. The timer/event counter contains an 8-bit programmable count-up counter and the clock may come from external source or an internal clock source. An internal clock source comes from fsys ( $f_{SYS}/4$ ). Using an external clock input allows the user to count external events, measure time internals or pulse widths, or generate an accurate time base. While using the internal clock allows the user to generate an accurate time base.

There are two registers related to the Timer/Event Counter; TMR0 (TMR1), TMR0C (TMR1C). Writing TMR0 (TMR1) will transfer the specified data to Timer/Event Counter registers. Reading the TMR0 (TMR1) will read the contents of the Timer/Event Counter. The TMRC0 (TMR1C) is a control register, which defines the operating mode, counting enable or disable and an active edge.

The T0TM0 & T0TM1 (T1TM0 & T1TM1) bits define the operation mode. The event count mode is used to count external events, which means that the clock source is from an external TMR0 (TMR1) pin. The timer mode functions as a normal timer with the clock source coming from the internal selected clock source. Finally, the pulse width measurement mode can be used to count the high or low-level duration of the external signal TMR0 (TMR1), and the counting is based on the internal selected clock source.

In the event count or timer mode, the timer/event counter starts counting at the current contents in the timer/event counter and ends at FFH. Once an overflow occurs, the counter is reloaded from the timer/event counter preload register, and generates an interrupt request flag T0F (T1F). In the pulse width measurement mode with the values of the T0ON & T0E (T1ON &T1E) equal to 1, after the TMR0(TMR1) has received a transient from low to high (or high to low if the T0E(T1E) bit is "0"), it will start counting until the TMR0(TMR1) returns to the original level and resets the T0ON(T1ON). The measured result remains in the timer/event counter even if the activated transient occurs again. In other words, only 1-cycle measurement can be made until the T00N (T10N) is set. The cycle measurement will re-function as long as it receives further transient pulse. In this operation mode, the timer/event counter begins counting not according to the logic level but to the transient edges. In the case of counter overflow, the counter is reloaded from the timer/event counter register and issues an interrupt request, as in the other two modes, i.e., event and timer modes.

To enable the counting operation, the Timer ON bit T0ON (T1ON) should be set to 1. In the pulse width measurement mode, the T0ON (T1ON) is automatically cleared after the measurement cycle is completed. But in the other two modes, the T0ON (T1ON) can only be reset by instructions. The overflow of the Timer/Event Counter is one of the wake-up sources and can also be applied to a PFD (Programmable Frequency Divider)

Bit No.	Label	Function
0 1 2	T0PSC0 T0PSC1 T0PSC2	Defines the prescaler stages, PSC2, PSC1, PSC0= 000: f <sub>INT</sub> =f <sub>SYS</sub> 001: f <sub>INT</sub> =f <sub>SYS</sub> /2 010: f <sub>INT</sub> =f <sub>SYS</sub> /4 011: f <sub>INT</sub> =f <sub>SYS</sub> /8 100: f <sub>INT</sub> =f <sub>SYS</sub> /16 101: f <sub>INT</sub> =f <sub>SYS</sub> /32 110: f <sub>INT</sub> =f <sub>SYS</sub> /64 111: f <sub>INT</sub> =f <sub>SYS</sub> /128
3	T0E	Defines the TMR active edge of the timer/event counter: In Event Counter Mode (T0M1,T0M0)=(0,1): 1:count on falling edge; 0:count on rising edge In Pulse Width measurement mode (T0M1,T0M0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge
4	T0ON	Enable or disable the timer counting (0=disable; 1=enable)
5		Unused bits, read as "0"
6 7	T0M0 T0M1	Defines the operating mode (T0M1, T0M0)= 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused


TMR0C (0EH) Register

Rev. 1.00 15 October 11, 2007




Bit No.	Label	Function
0~2		Unused bits, read as "0"
3	T1E	Defines the TMR active edge of the timer/event counter: In Event Counter Mode (T1M1,T1M0)=(0,1): 1:count on falling edge; 0:count on rising edge In Pulse Width measurement mode (T1M1,T1M0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge
4	T10N	Enable or disable the timer counting (0=disable; 1=enable)
5	_	Unused bits, read as "0"
6 7	T1M0 T1M1	Defines the operating mode (T1M1, T1M0)= 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMR1C (11H) Register



Timer/Event Counter 0



**Timer/Event Counter 1** 



output by options. When the PFD function is selected, executing "SET [PA].3" instruction to enable PFD output and executing "CLR [PA].3" instruction to disable PFD output.

In the case of a timer/event counter OFF condition, writing data to the timer/event counter preload register will also reload that data to the timer/event counter. But if the timer/event counter is turned on, data written to it will only be kept in the timer/event counter preload register. The timer/event counter will still operate until an over-flow occurs.

When the timer/event counter TMR0 (TMR1) is read, the clock is blocked to avoid errors, as this may results in a counting error. Blocking of the clock issue should be taken into account by the programmer. It is strongly recommended to load a desired value into the TMR0 (TMR1) register first, before turning on the related timer/event counter, for proper operation since the initial value of TMR0 (TMR1) is unknown. Due to the timer/event scheme, the programmer should pay special attention on the instruction to enable then disable the timer for the first time, whenever there is a need to use the timer/event function, to avoid unpredictable result. After this procedure, the timer/event function can be operated normally.


The definitions are as shown. The overflow signal of timer/event 0/1 counter can be used to generate the PFD signal. The timer prescaler is also used as the PWM counter.

#### Input/Output Ports

There are 37 bidirectional input/output lines in the microcontroller, labeled as PA, PB, PC, PD and PE, which are mapped to the data memory of [12H], [14H], [16H], [18H] and [1AH] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H, 16H, 18H or 1AH). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC, PDC, PEC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor structures can be reconfigured dynamically (i.e. on-the-fly) under software control. To function as an input, the corresponding latch of the control register must write "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.

After a device reset, the input/output lines will default to inputs and remain at a high level or floating state, dependent upon the pull-high configuration options. Each bit of these input/output latches can be set or cleared by the "SET [m].i" and "CLR [m].i" (m=12H, 14H, 16H, 18H or 1AH) instructions.



Input/Output Ports



Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device.

Each I/O line has a pull-high option. Once the pull-high configuration option is selected, the I/O line has a pull-high resistor, otherwise, there's none. Take note that a non-pull-high I/O line operating in input mode will cause a floating state.

Pin PA3 is pin-shared with the PFD signal. If the PFD configuration option is selected, the output signal in the output mode for PA3 will be the PFD signal generated by the timer/event counter overflow signal. The input mode always retains its original functions. Once the PFD option is selected, the PFD output signal is controlled by the PA3 data register only. Writing a "1" to the PA3 data register will enable the PFD output function and writing "0" will force the PA3 to remain at "0". The I/O functions for PA3 are shown below.

I/O	I/P	O/P	I/P	O/P
Mode	(Normal)	(Normal)	(PFD)	(PFD)
PA3	Logical	Logical	Logical	PFD
	Input	Output	Input	(Timer on)

Note: The PFD frequency is the timer/event counter overflow frequency divided by 2.

Pins PD6, PD5 and PA4 are pin-shared with  $\overline{\text{INT}}$ , TMR0 and TMR1 pins respectively.

The PB and PC can also be used as A/D converter inputs. The A/D function will be described later. There are

two PWM functions shared with pins PD0 and PD1. If the PWM functions are enabled, the PWM signals will appear on PD0 and PD1, the pins are setup as outputs. Writing a "1" to the PD0 or PD1 data register will enable the PWM outputs to function while writing a "0" will force the PD0 and PD1 outputs to remain at "0". The I/O functions of PD0 and PD1 are as shown.

I/O	I/P	O/P	I/P	O/P
Mode	(Normal)	(Normal)	(PWM)	(PWM)
PD0	Logical	Logical	Logical	PWM0
PD1	Input	Output	Input	PWM1


It is recommended that unused I/O lines should be setup as output pins by software instructions to avoid consuming power under input floating states.

#### PWN

The microcontroller provides a 2 channel (6+2) bits PWM0/PWM1 output shared with PD0/PD1. The PWM channel has its data register denoted as PWM0 and PWM1. The frequency source of the PWM counter comes from  $f_{SYS}$ . The PWM register is an eight bit register. Once PD0/PD1 are selected as PWM outputs and the output function of PD0/PD1 is enabled (PDC.0="0" or PDC.1="0"), writing a 1 to the PD0/PD1 data register will enable the PWM output function while writing a "0" will force the PD0/PD1 outputs to stay at "0".

A PWM cycle is divided into four modulation cycles (modulation cycle 0~modulation cycle 3). Each modulation cycle has 64 PWM input clock period. In a (6+2) bit PWM function, the contents of the PWM register is divided into two groups. Group 1 of the PWM register is denoted by DC which is the value of PWM.7~PWM.2.

Group 2 is denoted by AC which is the value of PWM.1~PWM.0.



Rev. 1.00 18 October 11, 2007



In a PWM cycle, the duty cycle of each modulation cycle is shown in the table.


Parameter	AC (0~3)	Duty Cycle
Modulation cycle i	i <ac< td=""><td>DC+1 64</td></ac<>	DC+1 64
(i=0~3)	i≥AC	DC 64

The modulation frequency, cycle frequency and cycle duty of the PWM output signal are summarized in the following table.

PWM Modulation Frequency	PWM Cycle Frequency	PWM Cycle Duty	
f <sub>SYS</sub> /64	f <sub>SYS</sub> /256	[PWM]/256	

#### **LED Driver**

The device provides a maximum of 8×8 LED drivers which uses I/O Ports PA and PE with double the usual sink/source current drive capabilities. To use the LED driver function, PA and PE must be setup as outputs.




# Peripheral Clock Output - PCK

The device also provides a Peripheral Clock Output (PCK) which is pin-shared with PD2. Once the PD2 is selected as the PCK outputs and the output function of PD2 is enabled (PDC.2 ="0"), writing 1 to PA0 data register will enable the PCK output function and writing "0" will force the PD2 to stay at "0".

The PCK clock frequency can be optional :  $f_{SYS}/16$  or  $f_{SYS}/32$  ( by configuration option).

PCK output = 500kHz or 250kHz if  $f_{SYS}=8MHz$ .

Recommend to clear PD2 before entering HALT mode.



#### A/D Converter

The 16 channel 12-bit resolution A/D converter is implemented in the microcontrollers. The reference voltage for the A/D is VDD. The A/D converter contains 4 special registers, which are; ADRL, ADRH, ADCR and ACSR.

The ADRH and ADRL registers are the A/D conversion result register higher-order byte and lower-order byte and are read-only. After the A/D conversion has completed, the ADRL and ADRH registers should be read to get the conversion result data. The ADCR register is an A/D converter control register, which defines the A/D channel number, analog channel select, start A/D conversion control bit and the end of A/D conversion flag. It is used to start an A/D conversion, define the PB configuration, select the converted analog channel, and give the START bit a raising edge and a falling edge  $(0\rightarrow 1\rightarrow 0)$ . At the end of an A/D conversion, the EOCB bit is cleared and an A/D converter interrupt occurs, if the A/D converter interrupt is enabled. The ACSR register is an A/D clock setting register, which is used to select the A/D clock source.

The A/D converter control register is used to control the A/D converter. Bit2~bit0 of the ADCR register and bit 4 of ADCS are used to select an analog input channel. There are a total of 16 channels to select. Bit5~bit3 of the ADCR register and bit 5 of ADCS are used to set the PB, PC configurations. PB, PC can be configured as an analog input or as a digital I/O line decided by these 4 bits. Once a PB, PC line is selected as an analog input, the I/O functions and pull-high resistor of this I/O line are disabled, and the A/D converter circuit is powered on. The EOCB bit, bit6 of ADCR, is the end of A/D conversion flag. This bit is monitored to check when the A/D conversion has completed. The START bit of the ADCR register is used to initiate the A/D conversion process. When the START bit is provided with a raising edge and then a falling edge, the A/D conversion process will begin. In order to ensure that the A/D conversion is completed, the START should remain at "0" until the EOCB flag is cleared to "0" which indicates the end of the A/D conversion.

Bit 7 of the ACSR register is used for test purposes only and must not be used for other purposes by the application program. Bit1 and bit0 of the ACSR register are used to select the A/D clock source.

When the A/D conversion has completed, the A/D interrupt request flag will be set. The EOCB bit is set to "1" when the START bit is set from "0" to "1".

Important Note for A/D initialisation:

Special care must be taken to initialise the A/D converter each time the Port B, Port C A/D channel selection bits are modified, otherwise the EOCB flag may be in an undefined condition. An A/D initialisation is implemented by setting the START bit high and then clearing it to zero within 10 instruction cycles of the Port B, Port C channel selection bits being modified. Note that if the Port B, Port C channel selection bits are all cleared to zero then an A/D initialisation is not required.



Register	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADRL	D3	D2	D1	D0	_	_	_	_
ADRH	D11	D10	D9	D8	D7	D6	D5	D4

Note: D0~D11 is A/D conversion result data bit LSB~MSB.

# ADRL (20H), ADRH (21H) Register

Bit No.	Label	Function
0	ACS0	
1	ACS1	ACS3[ACSR], ACS2, ACS1, ACS0: selected A/D channel
2	ACS2	
3	PCR0	Port B, C configuration selection.
4	PCR1	If PCR0, PCR1, PCR2 and PCR3[ACSR] are all zero,
5	PCR2	the ADC circuit is power off to reduce power consumption
6	EOCB	Indicates end of A/D conversion. (0 = end of A/D conversion) Each time bits 3~5 change state the A/D should be initialised by issuing a START signal, otherwise the EOCB flag may have an undefined condition. See "Important note for A/D initialisation".
7	START	Starts the A/D conversion. $(0\rightarrow1\rightarrow0=\text{ start};\ 0\rightarrow1=\text{ Reset A/D converter and set EOCB to "1"})$

# ADCR (22H) Register

ACS3, ACS2, ACS1, ACS0	Channel	ACS3, ACS2, ACS1, ACS0	Channel
0000	AN0	1000	AN8
0001	AN1	1001	AN9
0010	AN2	1010	AN10
0011	AN3	1011	AN11
0100	AN4	1100	AN12
0101	AN5	1101	AN13
0110	AN6	1110	AN14
0111	AN7	1111	AN15

# A/D Channel

Bit No.	Label	Function				
0	ADCS0 ADCS1	Select the A/D converter clock source. 0, 0: $f_{SYS}/2$ 0, 1: $f_{SYS}/8$ 1, 0: $f_{SYS}/32$ 1, 1: Undefined				
2~3	_	Unused bit, read as "0".				
4	ACS3	Bit3 of 4bit A/D channel selection				
5	PCR3	Bit3 of 4bit Port B, C configuration selection.				
6	_	Unused bit, read as "0".				
7	TEST	For internal test only.				


# ACSR (23H) Register

Rev. 1.00 October 11, 2007



PCR3	PCR2	PCR1	PCR0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
0	0	0	1	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	PB7	PB6	PB5	PB4	PB3	PB2	PB1	AN0
0	0	1	0	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	PB7	PB6	PB5	PB4	PB3	PB2	AN1	AN0
0	0	1	1	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	PB7	PB6	PB5	PB4	PB3	AN2	AN1	AN0
0	1	0	0	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	PB7	PB6	PB5	PB4	AN3	AN2	AN1	AN0
0	1	0	1	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	PB7	PB6	PB5	AN4	AN3	AN2	AN1	AN0
0	1	1	0	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	PB7	PB6	AN5	AN4	AN3	AN2	AN1	AN0
0	1	1	1	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
1	0	0	0	PC7	PC6	PC5	PC4	PC3	PC2	PC1	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
1	0	0	1	PC7	PC6	PC5	PC4	PC3	PC2	AN9	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
1	0	1	0	PC7	PC6	PC5	PC4	PC3	AN10	AN9	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
1	0	1	1	PC7	PC6	PC5	PC4	AN11	AN10	AN9	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
1	1	0	0	PC7	PC6	PC5	AN12	AN11	AN10	AN9	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
1	1	0	1	PC7	PC6	AN13	AN12	AN11	AN10	AN9	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
1	1	1	0	PC7	AN14	AN13	AN12	AN11	AN10	AN9	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
1	1	1	1	AN15	AN14	AN13	AN12	AN11	AN10	AN9	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0

Port B, C configuration



Note: A/D clock must be fsys/2, fsys/8 or fsys/32 tabcs=32tab tabc=80tab

A/D Conversion Timing

Rev. 1.00 21 October 11, 2007



The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the EOCB bit in the ADCR register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

```
Example: using EOCB Polling Method to detect end of conversion
           EADI
                                   ; disable ADC interrupt
   clr
   mov
           a,0000001B
           ACSR,a
                                   ; setup the ACSR register to select f<sub>SYS</sub>/8 as the A/D clock
   mov
           a,00100000B
                                   ; setup ADCR register to configure Port PB0~PB3 as A/D inputs
   mov
                                   ; and select AN0 to be connected to the A/D converter
           ADCR,a
   mov
                                   ; As the Port B channel bits have changed the following START
                                   ; signal (0-1-0) must be issued within 10 instruction cycles
Start conversion:
   clr
           START
   set
           START
                                   ; reset A/D
           START
                                   ; start A/D
   clr
Polling_EOC:
           EOCB
                                   ; poll the ADCR register EOCB bit to detect end of A/D conversion
   SZ
           polling_EOC
   jmp
                                    continue polling
           a,ADRH
                                   ; read conversion result high byte value from the ADRH register
   mov
           adrh_buffer,a
                                    save result to user defined memory
   mov
           a,ADRL
                                   ; read conversion result low byte value from the ADRL register
   mov
           adrl buffer,a
                                   ; save result to user defined memory
   mov
                                   ; start next A/D conversion
   jmp
           start_conversion
Example: using interrupt method to detect end of conversion
           EADI
                                   ; disable ADC interrupt
   clr
   mov
           a,0000001B
            ACSR,a
                                   ; setup the ACSR register to select f<sub>SYS</sub>/8 as the A/D clock
   mov
           a,00100000B
                                   ; setup ADCR register to configure Port PB0~PB3 as A/D inputs
   mov
           ADCR,a
                                   ; and select AN0 to be connected to the A/D converter
   mov
                                   ; As the Port B channel bits have changed the following START
                                   ; signal (0-1-0) must be issued within 10 instruction cycles
Start_conversion:
   clr
           START
            START
                                   ; reset A/D
   set
                                   ; start A/D
   clr
           START
                                   ; clear ADC interrupt request flag
   clr
           ADF
                                    ; enable ADC interrupt
   set
           FADI
   set
           EMI
                                   ; enable global interrupt
; ADC interrupt service routine
ADC ISR:
           acc stack,a
                                   ; save ACC to user defined memory
   mov
           a.STATUS
   mov
   mov
           status_stack,a
                                   ; save STATUS to user defined memory
           a,ADRH
                                   ; read conversion result high byte value from the ADRH register
   mov
   mov
           adrh_buffer,a
                                   ; save result to user defined register
                                   ; read conversion result low byte value from the ADRL register
           a,ADRL
   mov
           adrl buffer,a
                                   ; save result to user defined register
   mov
            START
   clr
           START
                                   : reset A/D
   set
   clr
           START
                                   : start A/D
EXIT INT ISR:
   mov
           a, status stack
           STATUS,a
                                   ; restore STATUS from user defined memory
   mov
                                   ; restore ACC from user defined memory
   mov
           a,acc_stack
   reti
```




#### Low Voltage Reset - LVR

The microcontroller provides a low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range  $0.9V \sim V_{LVR}$ , such as what happens when changing a battery, the LVR will automatically reset the device internally.


The LVR includes the following specifications:

- The low voltage (0.9V~V<sub>LVR</sub>) has to remain in its original state to exceed t<sub>LVR</sub>. If the low voltage state does not exceed t<sub>LVR</sub>, the LVR will ignore it and will not perform a reset function.
- The LVR uses the "OR" function with the external RES signal to perform a chip reset.

The relationship between  $V_{DD}$  and  $V_{LVR}$  is shown below.



Note: V<sub>OPR</sub> is the voltage range for proper chip operation at 4MHz system clock.




Note: \*1: To make sure that the system oscillator has stabilised, the SST provides an extra delay of 1024 system clock pulses before beginning normal operation.


\*2: Since the low voltage has to maintain in its original state and exceed t<sub>LVR</sub>, therefore t<sub>LVR</sub> delay enter the reset mode.

## **OP Amplifier/Comparator**

The devices include an integrated operational amplifier or comparator, selectable via configuration option. The default is function is comparator. The input voltage offset is adjustable by using a common mode input to calibrate the offset value.



The calibration process is as follows:



- Set bit AOFM=1 to select the offset cancellation mode this closes switch S3
- Set the ARS bit to select which input pin is the reference voltage closes either switch S1 or S2
- Adjust bits AOF0~AOF3 until the output status OPAOP has changed.
- Set AOFM=0 to select the normal operating mode



Bit No.	Label	Function			
0	AOF0				
1	AOF1				
2	AOF2	OP amp/comparator input offset voltage cancellation control bits			
3	AOF3				
4	ARS	OP amp/comparator input offset voltage cancellation reference selection bit 1/0 : select OPP/OPN (CP/CN) as the reference input			
5	AOFM	Input offset voltage cancellation mode and OP amp/comparator mode selection 1: input offset voltage cancellation mode 0: OP amp/comparator			
6	OPAOP	OP amp/comparator output; positive logic			
7	OPAEN	OP amp/comparator enable/disable (1/0) If OP/comparator is disabled, output is floating.			

# OPAC (1FH) Register

If the OP amp/comparator is disabled, the power consumption will be very small. To ensure that power consumption is minimised when the device is in the Power-down mode, the OP amp/comparator should be switched off by clearing bit OPAEN to 0 before entering the Power-down mode.

# **Configuration Options**


The following table shows the various microcontroller configuration options. All of the configuration options must be properly defined to ensure correct system functioning.

No.	Options				
1	WDT clock source: WDTOSC or T1 (f <sub>SYS</sub> /4)				
2	WDT function: enable or disable				
3	CLRWDT instruction(s): one or two clear WDT instruction(s)				
4	System oscillator: RC or crystal				
5	Pull-high resistors (PA, PB, PD): none or pull-high				
6	PWM enable or disable				
7	PA0~PA7 wake-up: enable or disable				
8	PFD enable or disable				
9	Low voltage reset selection: enable or disable LVR function.				
10	Comparator or OP selection				

Rev. 1.00 24 October 11, 2007



# **Application Circuits**



# Note: 1. Crystal/resonator system oscillators

For crystal oscillators, C1 and C2 are only required for some crystal frequencies to ensure oscillation. For resonator applications C1 and C2 are normally required for oscillation to occur. For most applications it is not necessary to add R1. However if the LVR function is disabled, and if it is required to stop the oscillator when VDD falls below its operating range, it is recommended that R1 is added. The values of C1 and C2 should be selected in consultation with the crystal/resonator manufacturer specifications.

#### 2. Reset circuit

The reset circuit resistance and capacitance values should be chosen to ensure that VDD is stable and remains within its operating voltage range before the  $\overline{RES}$  pin reaches a high level. Ensure that the length of the wiring connected to the  $\overline{RES}$  pin is kept as short as possible, to avoid noise interference.

For applications where noise may interfere with the reset circuit and for details on the oscillator external components, refer to Application Note HA0075E for more information.

Rev. 1.00 25 October 11, 2007



#### **Instruction Set**

#### Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontrollers, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

#### **Instruction Timing**

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5 µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

# **Moving and Transferring Data**

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

# **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and

subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

#### **Logical and Rotate Operations**

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application where rotate data operations are used is to implement multiplication and division calculations.

#### **Branches and Control Transfer**

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction RET in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.



#### **Bit Operations**

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

#### **Table Read Operations**

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

#### **Other Operations**

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

#### **Instruction Set Summary**

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

Table conventions:

x: Bits immediate data

m: Data Memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected					
Arithmetic								
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV					
ADDM A,[m]	Add ACC to Data Memory	1 <sup>Note</sup>	Z, C, AC, OV					
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV					
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV					
ADCM A,[m]	Add ACC to Data memory with Carry	1 <sup>Note</sup>	Z, C, AC, OV					
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV					
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV					
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV					
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV					
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV					
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 <sup>Note</sup>	С					
Logic Operation								
AND A,[m]	Logical AND Data Memory to ACC	1	Z					
OR A,[m]	Logical OR Data Memory to ACC	1	Z					
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z					
ANDM A,[m]	Logical AND ACC to Data Memory	1 <sup>Note</sup>	Z					
ORM A,[m]	Logical OR ACC to Data Memory	1 <sup>Note</sup>	Z					
XORM A,[m]	Logical XOR ACC to Data Memory	1 <sup>Note</sup>	Z					
AND A,x	Logical AND immediate Data to ACC	1	Z					
OR A,x	Logical OR immediate Data to ACC	1	Z					
XOR A,x	Logical XOR immediate Data to ACC	1	Z					
CPL [m]	Complement Data Memory	1 <sup>Note</sup>	Z					
CPLA [m]	Complement Data Memory with result in ACC	1	Z					
Increment & Decrement								
INCA [m]	Increment Data Memory with result in ACC	.1	Z					
INC [m]	Increment Data Memory	1 <sup>Note</sup>	Z					
DECA [m]	Decrement Data Memory with result in ACC	1	Z					
DEC [m]	Decrement Data Memory	1 <sup>Note</sup>	Z					



Mnemonic	Description	Cycles	Flag Affected						
Rotate	Rotate								
RRA [m] RR [m]	Rotate Data Memory right with result in ACC Rotate Data Memory right	1 1 <sup>Note</sup>	None None						
RRCA [m] RRC [m]	Rotate Data Memory right through Carry with result in ACC Rotate Data Memory right through Carry	1 1 <sup>Note</sup>	C C						
RLA [m] RL [m]	Rotate Data Memory left with result in ACC Rotate Data Memory left	1 1 <sup>Note</sup>	None None						
RLCA [m] RLC [m]	Rotate Data Memory left through Carry with result in ACC Rotate Data Memory left through Carry	1 1 <sup>Note</sup>	C C						
Data Move									
MOV A,[m] MOV [m],A MOV A,x	Move Data Memory to ACC Move ACC to Data Memory Move immediate data to ACC	1 1 <sup>Note</sup> 1	None None None						
Bit Operation									
CLR [m].i SET [m].i	Clear bit of Data Memory Set bit of Data Memory	1 <sup>Note</sup> 1 <sup>Note</sup>	None None						
Branch									
JMP addr SZ [m] SZA [m]	Jump unconditionally Skip if Data Memory is zero Skip if Data Memory is zero with data movement to ACC	2 1 <sup>Note</sup> 1 note	None None None						
SZ [m].i SNZ [m].i	Skip if bit i of Data Memory is zero Skip if bit i of Data Memory is not zero	1 <sup>Note</sup> 1 <sup>Note</sup>	None None						
SIZ [m] SDZ [m]	Skip if increment Data Memory is zero Skip if decrement Data Memory is zero	1 <sup>Note</sup> 1 <sup>Note</sup> 1 <sup>Note</sup>	None None						
SIZA [m] SDZA [m] CALL addr	Skip if increment Data Memory is zero with result in ACC Skip if decrement Data Memory is zero with result in ACC Subroutine call	1 <sup>Note</sup>	None None None						
RET A,x	Return from subroutine Return from subroutine and load immediate data to ACC	2 2	None None						
RETI	Return from interrupt	2	None						
Table Read									
TABRDC [m] TABRDL [m]	Read table (current page) to TBLH and Data Memory Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup> 2 <sup>Note</sup>	None None						
Miscellaneous									
NOP CLR [m]	No operation Clear Data Memory	1 1 <sup>Note</sup>	None None						
SET [m] CLR WDT	Set Data Memory Clear Watchdog Timer	1 <sup>Note</sup>	None TO, PDF						
CLR WDT1 CLR WDT2	Pre-clear Watchdog Timer Pre-clear Watchdog Timer	1	TO, PDF TO, PDF						
SWAP [m] SWAPA [m] HALT	Swap nibbles of Data Memory Swap nibbles of Data Memory with result in ACC Enter power down mode	1 <sup>Note</sup> 1	None None TO, PDF						

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

- 2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.
- 3. For the "CLR WDT1" and "CLR WDT2" instructions the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after both "CLR WDT1" and "CLR WDT2" instructions are consecutively executed. Otherwise the TO and PDF flags remain unchanged.



### **Instruction Definition**

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added. The

result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m] + C$ 

Affected flag(s) OV, Z, AC, C

ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added. The

result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m] + C$ 

Affected flag(s) OV, Z, AC, C

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added. The result is

stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m]$  Affected flag(s) OV, Z, AC, C

ADD A,x Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added. The result is

stored in the Accumulator.

Operation  $ACC \leftarrow ACC + x$   $Affected flag(s) \qquad OV, Z, AC, C$ 

ADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added. The result is

stored in the specified Data Memory.

 $\label{eq:continuous} \begin{array}{ll} \text{Operation} & & [m] \leftarrow \text{ACC + } [m] \\ \\ \text{Affected flag(s)} & & \text{OV, Z, AC, C} \\ \end{array}$ 

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND op-

eration. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC \ "AND" \ [m]$ 

Affected flag(s) Z

AND A,x Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "AND" x$ 

Affected flag(s) Z

ANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND op-

eration. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z



CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then in-

crements by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruc-

tion.

Operation Stack ← Program Counter + 1

Program Counter ← addr

Affected flag(s) None

CLR [m] Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation  $[m] \leftarrow 00H$ Affected flag(s) None

CLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

 $\label{eq:continuous} \mbox{Operation} \qquad \mbox{[m].i} \leftarrow 0$   $\mbox{Affected flag(s)} \qquad \mbox{None}$ 

CLR WDT Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $\begin{aligned} & TO \leftarrow 0 \\ & PDF \leftarrow 0 \end{aligned}$ 

Affected flag(s) TO, PDF

CLR WDT1 Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunc-

tion with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no

effect.

Operation WDT cleared

 $TO \leftarrow 0$  $PDF \leftarrow 0$ 

Affected flag(s) TO, PDF

CLR WDT2 Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunc-

tion with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no

effect.

Operation WDT cleared

 $TO \leftarrow 0$  $PDF \leftarrow 0$ 

Affected flag(s) TO, PDF



CPL [m] Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits

which previously contained a 1 are changed to 0 and vice versa.

Operation  $[m] \leftarrow \overline{[m]}$ 

Affected flag(s) Z

CPLA [m] Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits

which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow \overline{[m]}$ 

Affected flag(s) Z

DAA [m] Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value re-

sulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is

greater than 100, it allows multiple precision decimal addition.

Operation  $[m] \leftarrow ACC + 00H \text{ or }$ 

[m]  $\leftarrow$  ACC + 06H or [m]  $\leftarrow$  ACC + 60H or [m]  $\leftarrow$  ACC + 66H

Affected flag(s) C

**DEC [m]** Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation  $[m] \leftarrow [m] - 1$ 

Affected flag(s) Z

**DECA [m]** Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the Accu-

mulator. The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] - 1$ 

Affected flag(s) Z

**HALT** Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents

of the Data Memory and registers are retained. The WDT and prescaler are cleared. The

power down flag PDF is set and the WDT time-out flag TO is cleared.

Operation  $TO \leftarrow 0$ 

PDF ← 1

Affected flag(s) TO, PDF



INC [m] Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation  $[m] \leftarrow [m] + 1$ 

Affected flag(s) Z

INCA [m] Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumu-

lator. The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] + 1$ 

Affected flag(s) Z

JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation  $ACC \leftarrow [m]$ 

Affected flag(s) None

MOV A,x Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation  $ACC \leftarrow x$ Affected flag(s) None

MOV [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation  $[m] \leftarrow ACC$ Affected flag(s) None

NOP No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation

Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical OR oper-

ation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC \ "OR" \ [m]$ 

Affected flag(s) Z



OR A,x Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR op-

eration. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" x$ 

Affected flag(s) Z

ORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR oper-

ation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**RET** Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the re-

stored address.

Operation Program Counter ← Stack

Affected flag(s) None

**RET A,x** Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the

specified immediate data. Program execution continues at the restored address.

 $\mathsf{ACC} \leftarrow \mathsf{x}$ 

Affected flag(s) None

RETI Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by set-

ting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed be-

fore returning to the main program.

Operation Program Counter ← Stack

 $\mathsf{EMI} \leftarrow 1$ 

Affected flag(s) None

RL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit

0.

Operation [m].(i+1)  $\leftarrow$  [m].i; (i = 0~6)

 $[m].0 \leftarrow [m].7$ 

Affected flag(s) None

RLA [m] Rotate Data Memory left with result in ACC

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit

0. The rotated result is stored in the Accumulator and the contents of the Data Memory re-

main unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; (i = 0~6)

 $ACC.0 \leftarrow [m].7$ 

Affected flag(s) None



RLC [m] Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation [m].(i+1)  $\leftarrow$  [m].i; (i = 0 $\sim$ 6)

 $[m].0 \leftarrow C$  $C \leftarrow [m].7$ 

Affected flag(s) C

RLCA [m] Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces

the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; (i = 0~6)

 $\begin{array}{c} \mathsf{ACC.0} \leftarrow \mathsf{C} \\ \mathsf{C} \leftarrow [\mathsf{m}].7 \end{array}$ 

Affected flag(s) C

RR [m] Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into

bit 7.

Operation [m].i  $\leftarrow$  [m].(i+1); (i = 0 $\sim$ 6)

 $[m].7 \leftarrow [m].0$ 

Affected flag(s) None

RRA [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit with bit 0 ro-

tated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data

Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i = 0~6)

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s) None

RRC [m] Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

 $\label{eq:continuous} \text{Operation} \qquad \qquad [m].i \leftarrow [m].(i+1); \, (i=0{\sim}6)$ 

 $[m].7 \leftarrow C$   $C \leftarrow [m].0$ 

Affected flag(s) C

RRCA [m] Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 re-

places the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i = 0~6)

 $\begin{array}{c} \mathsf{ACC.7} \leftarrow \mathsf{C} \\ \mathsf{C} \leftarrow [\mathsf{m}].0 \end{array}$ 

Affected flag(s) C



SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are sub-

tracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or

zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m] - \overline{C}$ 

Affected flag(s) OV, Z, AC, C

SBCM A,[m] Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are sub-

tracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m] - \overline{C}$ 

Affected flag(s) OV, Z, AC, C

SDZ [m] Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] - 1$ 

Skip if [m] = 0

Affected flag(s) None

SDZA [m] Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0, the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] - 1$ 

Skip if ACC = 0

Affected flag(s) None

SET [m] Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

 $\label{eq:continuous} \mbox{Operation} \qquad \mbox{ [m]} \leftarrow \mbox{FFH}$   $\mbox{Affected flag(s)} \qquad \mbox{None}$ 

SET [m].i Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

 $\label{eq:continuous} \begin{array}{ll} \text{Operation} & & [m].i \leftarrow 1 \\ \\ \text{Affected flag(s)} & & \text{None} \end{array}$ 



SIZ [m] Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] + 1$ 

Skip if [m] = 0

Affected flag(s) None

SIZA [m] Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] + 1$ 

Skip if ACC = 0

Affected flag(s) None

SNZ [m].i Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this re-

quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if [m].  $i \neq 0$ 

Affected flag(s) None

SUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result

is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C

SUBM A,[m] Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result

is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\label{eq:continuous} \begin{array}{ll} \text{Operation} & & [m] \leftarrow \mathsf{ACC} - [m] \\ \\ \text{Affected flag(s)} & & \mathsf{OV, Z, AC, C} \end{array}$ 

SUB A,x Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumu-

lator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will

be set to 1.

 $\label{eq:acc} \mbox{Operation} \qquad \qquad \mbox{ACC} \leftarrow \mbox{ACC} - \mbox{x}$   $\mbox{Affected flag(s)} \qquad \qquad \mbox{OV, Z, AC, C}$ 



**SWAP [m]** Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation  $[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$ 

Affected flag(s) None

SWAPA [m] Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation ACC.3 ~ ACC.0  $\leftarrow$  [m].7 ~ [m].4

ACC.7 ~ ACC.4 ← [m].3 ~ [m].0

Affected flag(s) None

SZ [m] Skip if Data Memory is 0

Description If the contents of the specified Data Memory is 0, the following instruction is skipped. As

this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruc-

tion.

Operation Skip if [m] = 0

Affected flag(s) None

SZA [m] Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is

zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation  $ACC \leftarrow [m]$ 

Skip if [m] = 0

Affected flag(s) None

SZ [m].i Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this re-

quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i = 0

Affected flag(s) None

TABRDC [m] Read table (current page) to TBLH and Data Memory

Description The low byte of the program code (current page) addressed by the table pointer (TBLP) is

moved to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

 $\mathsf{TBLH} \leftarrow \mathsf{program} \; \mathsf{code} \; (\mathsf{high} \; \mathsf{byte})$ 

Affected flag(s) None

TABRDL [m] Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is

moved to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None



XOR A,[m] Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR op-

eration. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

XORM A,[m] Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR op-

eration. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

XOR A,x Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.


Operation  $ACC \leftarrow ACC \text{ "XOR" x}$ 

Affected flag(s) Z



# Package Information

# 44-pin QFP (10×10) Outline Dimensions



O mark at	Dimensions in mm								
Symbol	Min.	Nom.	Max.						
А	13	_	13.4						
В	9.9	_	10.1						
С	13	_	13.4						
D	9.9	_	10.1						
E	_	0.8	_						
F	_	0.3	_						
G	1.9	_	2.2						
Н	_	_	2.7						
I	0.25	_	0.5						
J	0.73	_	0.93						
К	0.1	_	0.2						
L	_	0.1	_						
α	0°	_	7°						



#### Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999

Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)
4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan

Tel: 886-2-2655-7070 Fax: 886-2-2655-7373

Fax: 886-2-2655-7383 (International sales hotline)

#### Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 86-21-6485-5560 Fax: 86-21-6485-0313 http://www.holtek.com.cn

### Holtek Semiconductor Inc. (Shenzhen Sales Office)

5/F, Unit A, Productivity Building, Cross of Science M 3rd Road and Gaoxin M 2nd Road, Science Park, Nanshan District,

Shenzhen, China 518057

Tel: 86-755-8616-9908, 86-755-8616-9308

Fax: 86-755-8616-9722

# Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 86-10-6641-0030, 86-10-6641-7751, 86-10-6641-7752

Fax: 86-10-6641-0125

Holtek Semiconductor Inc. (Chengdu Sales Office) 709, Building 3, Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016

Tel: 86-28-6653-6590 Fax: 86-28-6653-6591

### Holmate Semiconductor, Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538

Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holmate.com

# Copyright © 2007 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.

Rev. 1.00 October 11, 2007