

M61556FP

100 W 1-Channel Amplifier Predriver

REJ03F0089-0100Z Rev.1.0 Sep.19.2003

Description


The M61556FP is a predriver IC developed for use as the output driver of a digital audio power amplifier. It can be combined with an N-channel MOSFET to create a 100 W, 1-channel (8 Ω load) digital amplifier. (The 200 W version, the M61557FP, is pin compatible with the M61556FP.)

Features


- On-chip dead time adjustment circuit: Supports easy adjustment by connecting a single resistor. (H-L dead time can be fine adjusted independently for sides A and B.)
- Suitable for driving full-bridge N-channel MOSFET devices.
- Maximum bootstrap supply voltage: 88 V (peak value)
- Supports high-speed switching.
- On-chip diode for bootstrap circuit.
- On-chip VDD low voltage detector circuit.
- On-chip clock loss detector circuit.
- Output impedance: 2.5Ω
- Input is TTL level, allowing connecting to 3.3 V or 5 V processors.



System Block Diagram (Stereo Configuration)




Sample Application Circuit



2. Audio performance can be improved by connecting a snubber circuit to the output power FET.

Block diagram



Pin Descriptions


| Pin No. | | Pin Name | Pin Description |
|------------------|----|----------|--|
| Side-A | 2 | GNDA | Ground pin for side-A control circuit |
| control | 3 | PADVA | Side-A filter pin for generating 5 V power supply on-chip |
| (pre) | 5 | INA+ | Side-A PWM + input pin (high side) |
| block | 40 | VDDA | Power supply pin for side-A control circuit |
| | 42 | LSGOUTA | Side-A low side prebuffer output |
| | 35 | OUTDA | Virtual VSS connector pin for side-A high side bootstrap capacitor |
| | 37 | HSGOUTA | Side-A high side prebuffer output |
| | 38 | НВА | Bootstrap capacitor connector pin power supply pin for side-A high side. Power is supplied to the high side control circuit from a bootstrap circuit. |
| | 6 | DTCONTA1 | Pin 1 for adjusting dead time high/low differential |
| | 15 | DTCONTA2 | Pin 2 for adjusting dead time high/low differential |
| | 16 | DTCONTA3 | Pin 3 for adjusting dead time high/low differential |
| A/B | 7 | VDDP | Power supply pin for common circuit block |
| common protectio | 8 | RPOUT | Protection factor detect output pin. A low-level signal (when pull-up is applied) is output if protection factor is detected (open drain output). |
| n block | 9 | FIL5V | Filter pin for generating 5 V power supply on-chip |
| | 11 | FILDT | Filter pin for dead time circuit |
| | 12 | IREFDT | Connector pin for dead time adjustment resistor |
| | 13 | GNDP | Ground pin for common circuit block |
| | 31 | PROTECT | Input pin for external protection control signals |
| | 33 | THIN | Input pin for external thermistor circuit detect voltage |
| Side-B | 17 | INB+ | Side-B PWM + input pin (high side) |
| control | 19 | PAD5VB | Side-B filter pin for generating 5 V power supply on-chip |
| (pre) | 20 | GNDB | Ground pin for side-B control circuit |
| block | 26 | HBB | Bootstrap capacitor connection pin power supply pin for side-B high side. Power is supplied to the high side control circuit from a bootstrap circuit. |
| | 27 | HSGOUTB | Side-B high side prebuffer output |
| | 28 | OUTDB | Virtual VSS connector pin for side-B high side bootstrap capacitor |
| | 22 | LSGOUTB | Side-B low side prebuffer output |
| | 24 | VDDB | Power supply pin for side-B control circuit |
| | 34 | DTCONTB1 | Pin 1 for adjusting dead time high/low differential |
| | 30 | DTCONTB2 | Pin 2 for adjusting dead time high/low differential |
| | 29 | DTCONTB3 | Pin 3 for adjusting dead time high/low differential |

Absolute Maximum Ratings

| Parameter | Symbol | Ratings | Units | Conditions |
|---------------------------------|----------|-------------|-------|--------------------------|
| HBA, HBB | HBA, HBB | 88* | V | HBA and HBB pin voltage |
| Maximum rated operating voltage | _ | | | |
| Absolute maximum rated voltage | VDD | 16 | V | VDD power supply voltage |
| Input pin application voltage | Vin | -0.3 to 5.5 | V | |
| Internal power consumption | Pd | 1.1 | W | |
| Junction temperature | Tj | 150 | °C | |
| Operating temperature range | Та | -20 to +75 | °C | |
| Storage temperature | Tstg | -40 to +125 | °C | |

Note: * HB pin values include peak values for ringing voltage, etc.





Recommended Operating Condition


| | | Rated | value | | _ | |
|----------------------------|--------|-------|-------|------|------|------------------------------|
| Item | Symbol | Min. | Тур. | Max. | Unit | Condition |
| Power supply voltage for | VDD | 10.8 | 12 | 13.2 | V | VDDA (pin 40), VDDB (pin 24) |
| common circuit and control | | | | | | VDDP (pin 7) |
| circuit blocks | | | | | | |
| High input voltage | VIH | 2.2 | _ | 5.3 | V | INA+ (pin 5), INB+ (pin 17) |
| Low input voltage | VIL | -0.25 | | 0.8 | V | |

Electrical characteristics

(Unless otherwise specified, Ta = 25°C, VDDP, VDDA, B = 12 V, VDA, B = 21 V)

| | | Limits | | | | | |
|--------------------------------------|-------------|--------|------|-----------|-----|--|--|
| Item | Symbol | Min. | Тур. | Тур. Мах. | | Measuring Conditions | |
| Circuit current | | | | | | | |
| VDD circuit current | IDD (A, B) | _ | 5 | TBD | mA | No input | |
| | IDDF (A, B) | — | 30 | TBD | mA | During operation (f = 768 kHz, duty = 50%) | |
| | IDDP | _ | 5 | TBD | mA | No input | |
| Input voltage | | | | | | | |
| High input voltage | VIH | 2.2 | _ | _ | V | | |
| Low input voltage | VIL | _ | _ | 8.0 | V | | |
| Low voltage detection | | | | | | | |
| VDD low voltage detect level | VDDR | TBD | 7 | TBD | V | Between VDD and GND | |
| VDD detect hysteresis voltage | VDDH | TBD | 0.5 | TBD | V | Detection → Recovery | |
| Thermistor voltage detection | | | | | | | |
| Thermistor voltage detect level | THR | TBD | 6.0 | TBD | V | THIN pin (pin 33) | |
| Thermistor detect hysteresis voltage | THH | TBD | 4.8 | TBD | V | Detection → Recovery | |
| Bootstrap diode | | | | | | | |
| Diode forward voltage | VFL | _ | 1.5 | TBD | V | HB output current = 100µA | |
| Diode forward voltage | VFH | _ | 2.0 | TBD | V | HB output current = 100mA | |
| Diode operating resistance | RDON | _ | 1.2 | TBD | Ω | HB output current = 100mA | |
| Low side gain driver | | | | | | | |
| High input voltage | VOLL | | 0.25 | 0.3 | V | ILO = 100mA | |
| Low input voltage | VOHL | _ | 0.25 | 0.3 | V | ILO = -100mA, VOHL = VDD-VHO | |
| Pull-up output current | IOHL | _ | 2 | _ | Α | VLO = 0V | |
| Pull-down output current | IOLL | _ | 2 | | Α | VLO = 12V | |
| High side gain driver | | | | | | | |
| High input voltage | VOLH | | 0.25 | 0.3 | V | IHO = 100mA | |
| Low input voltage | VOHH | _ | 0.25 | 0.3 | V | IHO = -100mA, VOHH = VHB-VHO | |
| Pull-up output current | IOHH | _ | 2 | | A | VHO = 0V | |
| Pull-down output current | IOLH | | 2 | | Α | VHO = 12V | |
| Switching characteristics | | | | | | | |
| Output rise time | trc | | TBD | | ns | f = 500KHz, CL = 1000pF | |
| Output fall time | tfc | | TBD | | ns | f = 500KHz, CL = 1000pF | |
| Output rise time (3 V to 9 V) | tr | _ | TBD | TBD | μs | $f = 50KHz, CL = 0.1\mu F$ | |
| Output fall time (9 V to 3 V) | tf | | TBD | TBD | μs | $f = 50KHz, CL = 0.1\mu F$ | |
| Operation input frequency | 1/tpf | TBD | 768 | TBD | KHz | | |
| Minimum input pulse width | tpw | 40 | | | ns | Cycle = 1.3 µs (f = 768 kHz) | |

I/O Timing



Dead Time

To prevent the M61556FP from being destroyed by the shoot-through current from an external MOSFET device, dead time is provided between HSGOUTA and LSGOUTA as well as between HSGOUTB and LSGOUTB. Refer to the Dead Time Control section below for information on adjusting the dead time.

Function

Signal System

1. Dead Time Control Settings

The dead time, which protects the M61556FP from being destroyed by the shoot-through current from an external MOSFET device, can be adjusted as desired by the user by adjusting the external resistor (R) connected to pin 12.

It is possible to adjust the dead times of the high and low sides by setting the dead time control pins of side-A and side-B to 0 V or 12 V. This makes it easy to tailor the dead time to account for minute variations due to circuit board layout and to match the characteristics of the connected MOSFET devices.

Relationship Between Pin 12 Resistor, Dead Time Setting, and Output Shoot-Through Current

| Pin 12 Resistance Value | Small | \leftarrow \rightarrow | Large |
|------------------------------------|-----------------------------|----------------------------|-----------------------------|
| Dead time setting | Short | \leftarrow \rightarrow | Long |
| Output stage shoot-through current | Large shoot-through current | \leftarrow \rightarrow | Small shoot-through current |

Note: Dead time values are averages for the high and low sides.

Dead Time Control Pin and High/Low Dead Time Balance

| DTCONT*1 | DTCONT*2 | DTCONT*3 | High Side Dead Time | Low Side Dead Time |
|----------|----------|----------|---------------------|--------------------|
| 12V | 0V | 0V | Long | Short |
| 12V | 0V | 12V | <u> </u> | <u></u> |
| 12V | 12V | 0V | | |
| 12V | 12V | 12V | (INIT) | (INIT) |
| 0V | 0V | 0V | INIT | INIT |
| 0V | 0V | 12V | | |
| 0V | 12V | 0V | + | + |
| 0V | 12V | 12V | Short | Long |

Note: The sums of the dead times for the high and low sides produced by the above adjustments are constant.

DTCONT Pin No. list

| | Side-A | Side-B |
|----------|--------|--------|
| DTCONT*1 | Pin 6 | Pin 34 |
| DTCONT*2 | Pin 15 | Pin 30 |
| DTCONT*3 | Pin 16 | Pin 29 |

("INIT" refers to the initial status with no setting made by the user.)

Protection System

2. VDD Low Voltage Detector Circuit

In order to prevent internal malfunctioning caused by abnormally low power supply voltage, the M61556FP is equipped with a VDD low voltage detector circuit that is triggered if a drop occurs on the VDD power supply voltage. When abnormally low voltage is detected, a low-level signal is output to the HSGOUTA and HSGOUTB pins and a high-level signal to the LSGOUTA and LSGOUTB pins, the Nch totem pole output is kept low, and a low-level signal, indicating a malfunction, is output to PROUT. (The VDD output circuit is connected to the common power supply VDDP pin (pin 7), so for VDDA and VDDB (pins 24 and 40) an external connection should be made to VDDP.)

3. Clock Loss Detector Circuit

The major operation performed by the M61556FP is the input and output of PWM pulse waveforms, so protection is provided to ensure stable bootstrap operation in cases where no signal is input for a set period of time. In the protected state, a low-level signal is output to the HSGOUTA, HSGOUTB, LSGOUTA, and LSGOUTB pins, the high and low sides of the external Nch MOS FET are both turned off, and a low-level signal, indicating a malfunction, is output to PROUT.


4. External Protection Detect Signal Input Pin (PROTECT)*

Pin 31 of the M61556FP is the external protection detect signal input pin (PROTECT). If a low-level signal is to pin 31, the on-chip logic circuitry causes a low-level signal to be output to the HSGOUTA, HSGOUTB, LSGOUTA, and LSGOUTB pins, the high and low sides of the external Nch MOS FET to both turn off, and a low-level signal, indicating under protection, to be output to PROUT.

5. External Thermistor Circuit Detect Voltage Input Pin (THIN)

Pin 33 of the M61556FP is the external thermistor circuit detect voltage input pin (THIN). If the pin 33 voltage becomes one-half VDD or higher, through resistance division by the external thermistor and resistor, the on-chip logic circuitry causes a low-level signal to be output to the HSGOUTA, HSGOUTB, LSGOUTA, and LSGOUTB pins, the high and low sides of the external Nch MOS FET to both turn off, and a low-level signal, indicating a malfunction, to be output to PROUT.

Overheating Detection Function Diagram



Functions When Protection Detection Occurs

When protection detection occurs, a low-level signal is output to the HSGOUTA, HSGOUTB, LSGOUTA, and LSGOUTB pins, asynchronously to the PWM inputs (INA+, INA-, INB+, INB-), the high and low sides of the external Nch MOS FET are both turned off, and a low-level signal, indicating a malfunction, is output to PROUT. The PROUT output and signal output pins states when a malfunction is detected are listed in the table below.

Table of Signal Output Pin States During Protection Operation

| | PROUT output when malfunction detected | PROTECT input pin | HSGOUTA/B | LSGOUTA/B | Power transistor output status |
|----------------------------|--|-------------------|-----------|-----------|--------------------------------|
| VDD low voltage protection | L | _ | L | Н | L |
| Clock loss detection | L | _ | L | L | Hi-Z |
| External protection | L | L (*) | L | L | Hi-Z |
| Thermistor | L | _ | L | L | Hi-Z |

Recovery from Protection Detection Status


The manner in which recovery to signal output from protection detection status takes place varies depending on the protection circuit involved. Once the recovery conditions have been met, recovery takes place at the rising edge of INA+ or INB+ to high level, whichever is first. The recovery conditions for the different protection functions are listed in the table below.

Necessary Conditions for Recovery from Protection Detection Status

| | Recovery Conditions | | | | |
|--------------------------|---|--|--|--|--|
| External protection* | PROTECT pin low: protection status, high: normal operation Recovery: After a rising edge from low to high is input to the PROTECT pin, normal operation resumes at the rising edge of the first signal. If a low-level signal is input to the PROTECT pin, the M61556FP is forced into protected status, regardless of the other modes. | | | | |
| Thermistor | After the overheating condition has been corrected and the THIN pin voltage drops to (1/2 VDD – 1.5) V, recovery to normal operation takes place at the rising edge of INA+ or INB+ to high level, whichever is first. | | | | |
| VDD low voltage detector | After the low voltage condition has been corrected and the on-chip VDD detect circuit determines that the voltage is normal, recovery to normal operation takes place at the rising edge of INA+ or INB+ to high level, whichever is first. | | | | |
| Clock loss detector | After the abnormal input condition has been corrected and the on-chip abnormal input detect circuit determines that the input is normal, recovery to normal operation takes place at the rising edge of INA+ or INB+ to high level, whichever is first. | | | | |

^{*} Note that the high and low settings are the reverse of those in the old specifications.

External Protection Detect Signal Input Pin PROTECT (Pin 31)/Protection Detect Output PROUT (Pin 9) Timing Diagram




The above diagram shows the timing from the start of external protection control through recovery from protection status. With the other protection functions, recovery from protected status also occurs when the leading edge is detected, as in the diagram above.

Functions at Power-On


To prevent control malfunctions when the M61556FP is powered on, the logic circuitry determines when VDD has risen to approximately 1.5 V or higher and then outputs a low-level signal to HSGOUTA and HSGOUTB, outputs a high-level signal to LSGOUTA and LSGOUTB, and switches the Nch totem pole output to low-level. This charges the external bootstrap capacitor and ensures stable bootstrap operation.



Power-On Function Diagram



Package Dimensions



Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

The pastery in a survival circula designs; and the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss resident product product of the responsibility of the information of the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances i

- use.

 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

http://www.renesas.com

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001