


Vishay Siliconix

COMPLIANT

### **Power MOSFET**

PRODUCT SUMMARY						
V <sub>DS</sub> (V)	- 20	- 200				
$R_{DS(on)}\left(\Omega\right)$	V <sub>GS</sub> = - 10 V	3.0				
Q <sub>g</sub> (Max.) (nC)	8.9					
Q <sub>gs</sub> (nC)	2.1	2.1				
Q <sub>gd</sub> (nC)	3.9					
Configuration	Sing	Single				



#### **FEATURES**

- · Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- · For Automatic Insertion
- · End Stackable
- P-Channel
- · Fast Switching
- Ease of Paralleling
- Lead (Pb)-free Available

#### **DESCRIPTION**

The Power MOSFETs technology is the key to Vishay advanced line of Power MOSFET transistors. The efficient geometry and unique processing of the Power MOSFETs design archieve very low on-state resistance combined with high transconductance and extreme device ruggedness.

The 4 pin DIP package is a low cost machine-insertable case style which can be stacked in multiple combinations on standard 0.1" pin centers. The dual drain serves as a thermal link to the mounting surface for power dissipation levels up to 1 W.

ORDERING INFORMATION			
Package	HEXDIP		
Lead (Pb)-free	IRFD9210PbF		
Lead (Fb)-nee	SiHFD9210-E3		
SnPb	IRFD9210		
SHED	SiHFD9210		

ABSOLUTE MAXIMUM RATINGS T	<sub>C</sub> = 25 °C, u	nless otherw	rise noted			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			$V_{DS}$	- 200		
Gate-Source Voltage			$V_{GS}$	± 20	- V	
Continuous Drain Current	V <sub>GS</sub> at - 10 V	T <sub>C</sub> = 25 °C	- I <sub>D</sub>	- 0.40	А	
		T <sub>C</sub> = 100 °C		- 0.25		
Pulsed Drain Current <sup>a</sup>			I <sub>DM</sub>	- 3.2	1	
Linear Derating Factor				0.0083	W/°C	
Single Pulse Avalanche Energy <sup>b</sup>			E <sub>AS</sub>	210	mJ	
Repetitive Avalanche Current <sup>a</sup>			I <sub>AR</sub>	- 0.40	А	
Repetitive Avalanche Energy <sup>a</sup>			E <sub>AR</sub>	0.10	mJ	
Maximum Power Dissipation	T <sub>C</sub> = 25 °C		$P_{D}$	1.0	W	
Peak Diode Recovery dV/dtc			dV/dt	- 5.0	V/ns	
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)	for 10 s			300 <sup>d</sup>		

#### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b.  $V_{DD} = -50 \text{ V}$ , starting  $T_J = 25 \,^{\circ}\text{C}$ ,  $L = 123 \,\text{mH}$ ,  $R_G = 25 \,\Omega$ ,  $I_{AS} = -1.6 \,\text{A}$  (see fig. 12).
- c.  $I_{SD} \le$  2.3 A,  $dI/dt \le$  70 A/ $\mu$ s,  $V_{DD} \le V_{DS}$ ,  $T_J \le$  150 °C.
- d. 1.6 mm from case.

<sup>\*</sup> Pb containing terminations are not RoHS compliant, exemptions may apply

# IRFD9210, SiHFD9210

# Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	$R_{thJA}$	-	120	°C/W	

PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT	
Static					•		
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$		- 200	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	Reference to 25 °C, I <sub>D</sub> = - 1 mA		- 0.23	-	V/°C
Gate-Source Threshold Voltage	$V_{GS(th)}$	V <sub>DS</sub> =	$V_{GS}$ , $I_D = -250 \mu A$	- 2.0	-	- 4.0	V
Gate-Source Leakage	$I_{GSS}$		V <sub>GS</sub> = ± 20 V		-	± 100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = - 200 V, V <sub>GS</sub> = 0 V V <sub>DS</sub> = - 160 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C		-	-	- 100 - 500	μΑ
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = - 10 V		-	-	3.0	Ω
Forward Transconductance		V <sub>DS</sub> = - 50 V, I <sub>D</sub> = - 0.24 A		0.27	-	-	S
Dynamic						l	
Input Capacitance	C <sub>iss</sub>	$V_{GS} = 0 \text{ V},$ $V_{DS} = -25 \text{ V},$ $f = 1.0 \text{ MHz}, \text{ see fig. 5}$		-	170	-	pF
Output Capacitance	C <sub>oss</sub>			-	54	_	
Reverse Transfer Capacitance	C <sub>rss</sub>			-	16	-	
Total Gate Charge	Qg		I <sub>D</sub> = - 4.0 A, V <sub>DS</sub> = - 80 V - see fig. 6 and 13 <sup>b</sup> -	-	-	8.9	nC
Gate-Source Charge	Q <sub>gs</sub>	V <sub>GS</sub> = - 10 V		-	-	2.1	
Gate-Drain Charge	Q <sub>gd</sub>			-	-	3.9	
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{DD}$ = - 100 V, $I_{D}$ = - 2.3 A $R_{G}$ = 24 $\Omega$ , $R_{D}$ = 41 $\Omega$ , see fig. 10 <sup>b</sup>		-	8.0	-	ns
Rise Time	t <sub>r</sub>			-	12	-	
Turn-Off Delay Time	t <sub>d(off)</sub>			-	11	-	
Fall Time	t <sub>f</sub>			-	13	-	
Internal Drain Inductance	L <sub>D</sub>	Between lead, 6 mm (0.25") from package and center of die contact		-	4.0	-	- nH
Internal Source Inductance	L <sub>S</sub>			-	6.0	-	
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	- 0.40	- A
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>			-	-	- 3.2	
Body Diode Voltage	$V_{SD}$	T <sub>J</sub> = 25 °C, I <sub>S</sub> = - 0.40 A, V <sub>GS</sub> = 0 V <sup>b</sup>		-	-	- 5.8	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25 °C, I <sub>F</sub> = - 2.3 A, dl/dt = 100 A/μs <sup>b</sup>		-	110	220	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			-	0.56	1.1	μC

#### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width  $\leq$  300 µs; duty cycle  $\leq$  2 %.



### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, T<sub>C</sub> = 25 °C




Fig. 2 - Typical Output Characteristics,  $T_C = 150$  °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

## Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

# Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit






### Peak Diode Recovery dV/dt Test Circuit



• Compliment N-Channel of D.U.T. for driver



 $^{*}$  V<sub>GS</sub> = -5 V for logic level and -3 V drive devices

Fig. 14 - For P-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91140.



Vishay

### **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com