

# PDI1284P11

3.3 V parallel interface transceiver/buffer

Rev. 03 — 25 August 2008

Product data sheet

## 1. General description

---

The PDI1284P11 parallel interface chip is designed to provide an asynchronous, 8-bit, bidirectional, parallel interface for personal computers. The PDI1284P11 includes all 19 signal lines defined by the IEEE 1284 interface specification for Byte, Nibble, EPP, and ECP modes. The PDI1284P11 is designed for hosts or peripherals operating at 3.3 V to interface 3.3 V or 5.0 V devices.

The eight transceiver pairs (A/B 1 to 8) allow data transmission from the A-bus to the B-bus, or from the B-bus to the A-bus, depending on the state of the direction pin DIR.

The B-bus and the Y9 to Y13 lines have either totem pole or resistor pull-up outputs, depending on the state of the high drive enable pin HD. The A-bus has only totem pole style outputs. All inputs are TTL compatible with at least 400 mV of input hysteresis at  $V_{CC} = 3.3$  V.

## 2. Features

---

- Asynchronous operation
- 8-bit transceivers
- Six additional buffer/driver lines peripheral to cable
- Five additional control lines from cable
- 5 V tolerant
- ESD protection:
  - ◆ HBM JESD22-A114E exceeds 2000 V
  - ◆ MM JESD22-A115-A exceeds 200 V
- Latch-up current protection exceeds 500 mA per JEDEC Std 19
- Input hysteresis
- Low-noise operation
- IEEE 1284 compliant level 1 and 2
- Overvoltage protection on B/Y side for off-state
- A side 3-state option
- B side active or resistive pull-up option
- Cable side supply voltage for 5 V or 3 V operation

### 3. Ordering information

**Table 1. Ordering information**

| Type number   | Package           |         |  |          |
|---------------|-------------------|---------|--|----------|
|               | Temperature range | Name    | Description  | Version  |
| PDI1284P11DL  | 0 °C to 70 °C     | SSOP48  | plastic shrink small outline package; 48 leads; body width 7.5 mm      | SOT370-1 |
| PDI1284P11DGG | 0 °C to 70 °C     | TSSOP48 | plastic thin shrink small outline package; 48 leads; body width 6.1 mm | SOT362-1 |

### 4. Functional diagram




Fig 1. Logic symbol

## 5. Pinning information

### 5.1 Pinning




Fig 2. Pin configuration

### 5.2 Pin description

Table 2. Pin description

| Symbol     | Pin                            | Description                                    |
|------------|--------------------------------|--|
| HD         | 1                              | high drive enable/disable input                |
| A1 to A8   | 8, 9, 11, 12, 13, 14, 16, 17   | data input/output                              |
| B1 to B8   | 41, 40, 38, 37, 36, 35, 33, 32 | IEEE 1284 standard output/input <sup>[1]</sup> |
| A9 to A13  | 2, 3, 4, 5, 6                  | data input                                     |
| Y9 to Y13  | 47, 46, 45, 44, 43             | IEEE 1284 standard output <sup>[1]</sup>       |
| C14 to C17 | 29, 28, 27, 26                 | control input (cable) <sup>[1]</sup>           |
| A14 to A17 | 20, 21, 22, 23                 | control output (peripheral)                    |
| VCC        | 7, 18                          | supply voltage                                 |
| GND        | 10, 15, 39                     | ground (0 V)                                   |
| PLHI       | 19                             | peripheral logic high input (peripheral)       |

Table 2. Pin description ...continued

| Symbol                  | Pin    | Description                             |
|-------------------------|--------|---|
| HLHO                    | 24     | host logic high output (cable)          |
| HLHI                    | 25     | host logic high input (cable)           |
| PLHO                    | 30     | peripheral logic high output (cable)    |
| V <sub>CC(B)</sub>      | 31, 42 | supply voltage B (cable side 3 V/5 V)   |
| $\overline{\text{OEA}}$ | 34     | A side output enable input (active LOW) |
| DIR                     | 48     | direction selection input               |

[1] Pin with pull-up resistor to load cable.

## 6. Functional description

### 6.1 Function selection

Table 3. Function table<sup>[1]</sup>

| DIR | $\overline{\text{OEA}}$ | HD | Input      | Output     | Output type       |
|-----|-------------------------|----|------------|------------|-------------------|
| X   | X                       | X  | C14 to C17 | A14 to A17 | TP                |
| X   | X                       | X  | HLHI       | HLHO       | TP                |
| X   | X                       | L  | A9 to A13  | Y9 to Y13  | RP                |
| X   | X                       | H  | A9 to A13  | Y9 to Y13  | TP                |
| X   | X                       | L  | PLHI       | PLHO       | OC                |
| X   | X                       | H  | PLHI       | PLHO       | TP                |
| H   | X                       | L  | A1 to A8   | B1 to B8   | RP                |
| H   | X                       | H  | A1 to A8   | B1 to B8   | TP                |
| L   | L                       | X  | B1 to B8   | A1 to A8   | TP                |
| L   | H                       | X  | -          | A1 to A8   | Z <sup>[2]</sup>  |
| L   | H                       | X  | B1 to B8   | -          | RP <sup>[2]</sup> |

[1] An = side driving internal IC;

Bn = side driving external cable (bidirectional);

Cn = side receiving control signals from external cable;

H = HIGH voltage level;

L = LOW voltage level;

OC = Open Collector;

X = don't care (control signals in);

Yn = side driving external cable (unidirectional);

Z = high impedance (high-Z) or 3-state;

TP = totem pole output;

RP = resistive pull-up: 1.4 k $\Omega$  (nominal) on B/Y/C cable side and V<sub>CC</sub>. However, while a B/Y side output is LOW as driven by a LOW signal on the A side, that particular B/Y side resistor is switched off to stop current drain from V<sub>CC</sub> through it.

[2] When DIR = L and  $\overline{\text{OEA}}$  = H, the output signal is isolated from the input signal. Signals B1 to B8 maintain a resistive pull-up of 1.4 k $\Omega$  on the input for this mode.

## 7. Limiting values

**Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).<sup>[1]</sup>

| Symbol             | Parameter               | Conditions                                   | Min                 | Max                   | Unit |
|--------------------|-------------------------|--|---------------------|-----------------------|------|
| V <sub>CC</sub>    | supply voltage          | pins V <sub>CC</sub>                         | -0.5                | +4.6                  | V    |
| V <sub>CC(B)</sub> | supply voltage B        | pins V <sub>CC(B)</sub> ; cable side 3 V/5 V | -0.5                | +6.5                  | V    |
| I <sub>IK</sub>    | input clamping current  | V <sub>I</sub> < 0 V                         | -                   | ±20                   | mA   |
| I <sub>OK</sub>    | output clamping current | V <sub>O</sub> < 0 V                         | -                   | ±50                   | mA   |
| V <sub>I</sub>     | input voltage           |  | <sup>[2]</sup> -0.5 | +5.5                  | V    |
| V <sub>O</sub>     | output voltage          | B/Y side                                     | <sup>[2]</sup> -0.5 | +5.5                  | V    |
|                    |                         | A side                                       | -0.5                | V <sub>CC</sub> + 0.5 | V    |
| V <sub>trt</sub>   | transient voltage       | B/Y side; 40 ns transient                    | <sup>[3]</sup> -2   | +7                    | V    |
| I <sub>CC</sub>    | supply current          |  | -                   | 200                   | mA   |
| I <sub>GND</sub>   | ground current          |  | -200                | -                     | mA   |
| I <sub>O</sub>     | output current          | output HIGH or LOW                           | -                   | ±50                   | mA   |
| T <sub>stg</sub>   | storage temperature     |  | -60                 | +150                  | °C   |
| P <sub>tot</sub>   | total power dissipation | T <sub>amb</sub> = 0 °C to +70 °C            | <sup>[4]</sup> -    | 500                   | mW   |

- [1] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.
- [2] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- [3] V<sub>trt</sub> guarantees only that the PDI1284P11 will not be damaged by reflections in application so long as the voltage levels remain in the specified range.
- [4] Above 60 °C the value of P<sub>tot</sub> derates linearly with 5.5 mW/K.

## 8. Recommended operating conditions

**Table 5. Operating conditions**

| Symbol             | Parameter                 | Conditions                                   | Min  | Max             | Unit |
|--------------------|---------------------------|--|------|-----------------|------|
| V <sub>CC</sub>    | supply voltage            | pins V <sub>CC</sub>                         | 3.0  | 3.6             | V    |
| V <sub>CC(B)</sub> | supply voltage B          | pins V <sub>CC(B)</sub> ; cable side 3 V/5 V | 3.0  | 5.5             | V    |
| V <sub>IH</sub>    | HIGH-level input voltage  |  | 2.0  | -               | V    |
| V <sub>IL</sub>    | LOW-level input voltage   |  | -    | 0.8             | V    |
| V <sub>O</sub>     | output voltage            | pins Bn, Yn                                  | -0.5 | +5.5            | V    |
|                    |                           | pins An                                      | 0    | V <sub>CC</sub> | V    |
| I <sub>OH</sub>    | HIGH-level output current | pins Bn, Yn                                  | -    | -14             | mA   |
| I <sub>OL</sub>    | LOW-level output current  | pins Bn, Yn                                  | -    | 14              | mA   |
| T <sub>amb</sub>   | ambient temperature       | free-air                                     | 0    | 70              | °C   |

## 9. Static characteristics

**Table 6. Static characteristics**

$T_{amb} = 0\text{ }^{\circ}\text{C}$  to  $70\text{ }^{\circ}\text{C}$ ; ground = 0 V; unless specified otherwise.

| Symbol           | Parameter                 | Conditions  | Min  | Typ  | Max  | Unit |    |
|------------------|---------------------------|---|------|------|------|------|----|
| V <sub>IL</sub>  | LOW-level input voltage   | An, Bn, Cn and PLHI inputs; V <sub>CC</sub> = 3.0 V to 3.6 V  | -    | -    | 0.8  | V    |    |
|                  |                           | HLHI input; V <sub>CC</sub> = 3.0 V   | -    | -    | 1.55 | V    |    |
| V <sub>IH</sub>  | HIGH-level input voltage  | An, Bn, PLHI inputs; V <sub>CC</sub> = 3.0 V to 3.6 V   | 2.0  | -    | -    | V    |    |
|                  |                           | Cn inputs; V <sub>CC</sub> = 3.0 V to 3.6 V   | 2.3  | -    | -    | V    |    |
|                  |                           | HLHI input; V <sub>CC</sub> = 3.6 V   | 2.6  | -    | -    | V    |    |
| V <sub>H</sub>   | hysteresis voltage        | An, Bn inputs; V <sub>CC</sub> = 3.3 V; V <sub>IL</sub> = 0.8 V; V <sub>IH</sub> = 2.0 V  | [1]  | 0.4  | 0.47 | -    | V  |
|                  |                           | Cn inputs; V <sub>CC</sub> = 3.3 V  | [1]  | 0.8  | 0.47 | -    | V  |
| V <sub>OL</sub>  | LOW-level output voltage  | pins An, HLHO; I <sub>OL</sub> = 50 μA; V <sub>CC</sub> = 3.0 V   | -    | -    | 0.2  | V    |    |
|                  |                           | pins An, HLHO; I <sub>OL</sub> = 4 mA; V <sub>CC</sub> = 3.0 V  | -    | -    | 0.4  | V    |    |
|                  |                           | pins Bn, Yn; I <sub>OL</sub> = 14 mA; V <sub>CC</sub> = 3.0 V   | -    | -    | 0.77 | V    |    |
|                  |                           | pin PLHO; I <sub>OL</sub> = 500 μA; V <sub>CC</sub> = 3.0 V   | -    | -    | 0.8  | V    |    |
| V <sub>OH</sub>  | HIGH-level output voltage | pins An, HLHO; I <sub>OH</sub> = -500 μA; V <sub>CC</sub> = 3.0 V   | 2.8  | -    | -    | V    |    |
|                  |                           | pins An, HLHO; I <sub>OH</sub> = -4 mA; V <sub>CC</sub> = 3.0 V   | 2.4  | -    | -    | V    |    |
|                  |                           | pins Bn, Yn; I <sub>OH</sub> = -14 mA; V <sub>CC</sub> = 3.0 V  | 2.23 | -    | -    | V    |    |
|                  |                           | pin PLHO; I <sub>OH</sub> = 500 μA; V <sub>CC</sub> = 3.15 V  | 3.1  | -    | -    | V    |    |
| I <sub>CC</sub>  | supply current            | V <sub>I</sub> = 0 V or V <sub>CC</sub> ; I <sub>O</sub> = 0 A  | [1]  | -    | 5    | -    | μA |
|                  |                           | pins V <sub>CC</sub> and V <sub>CC(B)</sub> ; V <sub>CC</sub> = 3.6 V; V <sub>CC(B)</sub> = 3.6 V to 5.5 V; V <sub>I</sub> = 0 V or V <sub>CC</sub> ; pins Bn = V <sub>CC(B)</sub> ; pins Cn = V <sub>CC(B)</sub> or floating | -    | 0.1  | 100  | -    | μA |
|                  |                           | pins V <sub>CC(B)</sub> ; V <sub>CC</sub> = 3.6 V; V <sub>I</sub> = 0 V or V <sub>CC</sub> ; pins Cn = 0 V  | [2]  | -    | -    | -    | -  |
|                  |                           | pin DIR = 3.6 V; V <sub>CC(B)</sub> = 3.6 V   | -    | 10   | 15   | -    | mA |
|                  |                           | pin DIR = 3.6 V; V <sub>CC(B)</sub> = 5.5 V   | -    | 16   | 20   | -    | mA |
|                  |                           | pin DIR = 0 V; V <sub>CC(B)</sub> = 3.6 V; pins Bn = 0 V  | -    | 30   | 40   | -    | mA |
|                  |                           | pin DIR = 0 V; V <sub>CC(B)</sub> = 5.5 V; pins Bn = 0 V  | -    | 47   | 60   | -    | mA |
| I <sub>OFF</sub> | power-off leakage current | pins Bn, Cn, Yn; V <sub>O</sub> = 5.5 V; V <sub>CC</sub> = 0 V  | -    | -    | -    | -    |    |
|                  |                           | V <sub>CC(B)</sub> = 0 V  | -    | -    | ±100 | μA   |    |
|                  |                           | V <sub>CC(B)</sub> = 4.5 V  | -    | -    | ±100 | μA   |    |
| I <sub>I</sub>   | input leakage current     | V <sub>I</sub> = 0 V to V <sub>CC</sub>   | [3]  | -    | -    | ±1   | μA |
| I <sub>OZ</sub>  | OFF-state output current  | 3-state; V <sub>O</sub> = V <sub>CC</sub> or 0 V  | [3]  | -    | -    | ±20  | μA |
| R <sub>o</sub>   | output resistance         | V <sub>CC</sub> = 3.3 V; see <a href="#">Figure 9</a>   | -    | -    | -    | -    |    |
|                  |                           | V <sub>O</sub> = 1.65 V ± 0.1 V; B/Y side   | [1]  | 35   | 45   | 55   | Ω  |
| R <sub>PU</sub>  | pull-up resistance        | B/Y side; V <sub>CC</sub> = 3.3 V; output in high-Z with resistive pull-up  | [1]  | 1.15 | 1.4  | 1.65 | kΩ |

[1] Typical values at T<sub>amb</sub> = 25 °C.

[2] Includes extra I<sub>CC(B)</sub> current from pull-up resistors, i.e. I<sub>CC(B)</sub> = (total number of LOW inputs on B and C sides) × (V<sub>CC(B)</sub> / R<sub>PU</sub>).

[3] The pull-up resistor on the B side outputs makes it impossible to test I<sub>OZ</sub> on the B side. This applies to the input current on the C side inputs as well.

## 10. Dynamic characteristics

**Table 7. Dynamic characteristics**

$V_{CC} = 3.0\text{ V to }3.6\text{ V}$ ; ground = 0 V;  $C_L = 50\text{ pF}$ ;  $R_L = 500\text{ }\Omega$ ;  $T_{amb} = 0\text{ }^\circ\text{C to }70\text{ }^\circ\text{C}$ ; unless specified otherwise.

| Symbol          | Parameter                     | Conditions   | Min  | Typ <sup>[2]</sup> | Max | Unit |  |
|-----------------|-------------------------------|--|------|--------------------|-----|------|--|
| $t_{PLH}$       | LOW to HIGH propagation delay | An to Bn or Yn; see <a href="#">Figure 3</a> and <a href="#">8</a>                   | 0    | 12.5               | 20  | ns   |  |
| $t_{PHL}$       | HIGH to LOW propagation delay | An to Bn or Yn; see <a href="#">Figure 3</a> and <a href="#">8</a>                   | 0    | 13.9               | 23  | ns   |  |
| $t_{pd}$        | propagation delay             | see <a href="#">Figure 4</a> and <a href="#">8</a>                                   | [1]  |                    |     |      |  |
|                 |                               | Bn to An   | 0    | -                  | 12  | ns   |  |
|                 |                               | Cn to An   | -    | -                  | 15  | ns   |  |
|                 |                               | PLHI to PLHO   | -    | -                  | 20  | ns   |  |
|                 |                               | HLHI to HLHO   | -    | -                  | 15  | ns   |  |
| SR              | slew rate                     | Bn/Yn; $R_L = 62\text{ }\Omega$ ; see <a href="#">Figure 5</a> and <a href="#">8</a> | 0.05 | 0.2                | 0.4 | V/ns |  |
| $t_{dis}$       | disable time                  | HD to Yn or Bn; see <a href="#">Figure 6</a> and <a href="#">8</a>                   | [3]  | -                  | 20  | ns   |  |
|                 |                               | HD to PLHO; see <a href="#">Figure 6</a> and <a href="#">7</a>                       | [3]  | -                  | 20  | ns   |  |
|                 |                               | $R_L = 250\text{ }\Omega$ ; see <a href="#">Figure 6</a> and <a href="#">7</a>       | [3]  |                    |     |      |  |
|                 |                               | DIR to Bn; TP load on B/Y side   | -    | -                  | 50  | ns   |  |
|                 |                               | DIR to An  | -    | -                  | 15  | ns   |  |
|                 |                               | $\overline{\text{OEA}}$ to An  | -    | -                  | 6   | ns   |  |
| $t_{en}$        | enable time                   | HD to Yn or Bn; see <a href="#">Figure 6</a> and <a href="#">7</a>                   | [4]  | -                  | 20  | ns   |  |
|                 |                               | HD to PLHO; see <a href="#">Figure 6</a> and <a href="#">7</a>                       | [4]  | -                  | 20  | ns   |  |
|                 |                               | $R_L = 250\text{ }\Omega$ ; see <a href="#">Figure 6</a> and <a href="#">7</a>       | [4]  |                    |     |      |  |
|                 |                               | DIR to Bn; TP load on B/Y side   | -    | -                  | 30  | ns   |  |
|                 |                               | DIR to An  | -    | -                  | 50  | ns   |  |
|                 |                               | $\overline{\text{OEA}}$ to An  | -    | -                  | 12  | ns   |  |
| $\Delta t_{PD}$ | propagation delay difference  | $t_{PZH} - t_{PHZ}$ ; HD to output   | -    | -                  | 10  | ns   |  |

[1]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

[2] Value at  $T_{amb} = 25\text{ }^\circ\text{C}$  and  $V_{CC} = 3.3\text{ V}$ .

[3]  $t_{dis}$  is the same as  $t_{PHZ}$  and  $t_{PLZ}$ .

[4]  $t_{en}$  is the same as  $t_{PZH}$  and  $t_{PZL}$ .



### 11. Waveforms






Fig 3. Input An to output Bn or Yn propagation delays



$V_M = 1.5\text{ V}$ .  
 $V_{CC}$  never goes below 3.0 V.  
 $V_{OL}$  and  $V_{OH}$  are the typical voltage output levels that occur with the output load.

Fig 4. Input Bn, Cn to output An propagation delays




Measurement data is given in [Table 8](#).  
 SR is measured for both a LOW-to-HIGH and a HIGH-to-LOW transition.

Fig 5. Slew rate on B/Y side

Table 8. Slew rate measurements

| $t_r$ | $t_f$ | $t_w$   | $R_L$              | $V_O$ transition (see <a href="#">Figure 8</a> )  |   |
|-------|-------|---|--------------------|---|---|
|       |       |   |                    | Rising  | Falling   |
| 3 ns  | 3 ns  | $150\text{ ns} < t_w < 10\text{ }\mu\text{s}$ | $62\text{ }\Omega$ | from $V_O = 0.4\text{ V}$ to $V_O = 0.9\text{ V}$ | from $V_O = 2.4\text{ V}$ to $V_O = 1.9\text{ V}$ |




Test circuit is shown in [Figure 7](#).

Measurement points are given in [Table 9](#).

$V_{OL}$  and  $V_{OH}$  are the typical voltage output levels that occur with the output load.

**Fig 6. Enable and disable times**




Test conditions are given in [Table 9](#).


**Fig 7. Test circuit for measuring enable and disable times**

**Table 9. Test data for test circuit measuring enable disable times Bn to An**

| Parameter                     | $V_{CC}$       | Input    |       | Output |                    |                  | $V_{EXT}$          |                    |
|-------------------------------|----------------|----------|-------|--------|--------------------|------------------|--------------------|--------------------|
|                               |                | $V_I$    | $V_M$ | $V_M$  | $V_X$              | $V_Y$            | $t_{PZH}, t_{PHZ}$ | $t_{PZL}, t_{PLZ}$ |
| DIR to Bn, An;<br>OEA to An   | < 2.7 V        | $V_{CC}$ | 1.5 V | 1.5 V  | $V_{OL} \pm 0.3 V$ | $V_{OH} - 0.3 V$ | GND                | $2V_{CC}$          |
|                               | 2.7 V to 3.6 V | 2.7 V    | 1.5 V | 1.5 V  | $V_{OL} \pm 0.3 V$ | $V_{OH} - 0.3 V$ | GND                | $2V_{CC}$          |
| HD to Yn or Bn;<br>HD to PHLO | < 2.7 V        | $V_{CC}$ | 1.5 V | 1.5 V  | -                  | $V_{OH} - 0.3 V$ | open               | -                  |
|                               | 2.7 V to 3.6 V | 2.7 V    | 1.5 V | 1.5 V  | -                  | $V_{OH} - 0.3 V$ | open               | -                  |



a. Input pulse definition



b. Test circuit

$C_L$  = load capacitance includes jig and probe capacitance.

$R_L$  = load resistance.


$R_T$  = termination resistance should be equal to the output impedance of the pulse generator.

Test conditions for propagation delays are given in [Table 10](#), test conditions for slew rate are given in [Table 8](#)

**Fig 8. Test circuit for An, Bn and Yn outputs; slew rate B/Y side**

**Table 10. Test conditions for An, Bn and Yn outputs**

| Output | $V_I$ | $V_M$ | Repetition rate | $t_w$  | $t_r$ | $t_f$ | Switch position    |                    |
|--------|-------|-------|-----------------|--------|-------|-------|--------------------|--------------------|
|        |       |       |                 |        |       |       | $t_{PLH}, t_{PZH}$ | $t_{PHL}, t_{PHZ}$ |
| An     | 3.0 V | 1.5 V | 1 MHz           | 500 ns | 3 ns  | 3 ns  | GND                | GND                |
| Bn, Yn | 3.0 V | 1.5 V | 1 MHz           | 500 ns | 3 ns  | 3 ns  | GND                | $V_{EXT} = 2.8 V$  |



$I_O$  is measured by forcing  $0.5V_{CC}$  on the output. The output impedance can then be calculated as  $R_o = 0.5V_{CC} / |I_O|$ .

**Fig 9. Output impedance**

12. Package outline

SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1




Fig 10. Package outline SOT370-1 (SSOP48)

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm

SOT362-1




Fig 11. Package outline SOT362-1 (TSSOP48)

## 13. Abbreviations

Table 11. Abbreviations

| Acronym | Description                                    |
|---------|--|
| CDM     | Charged Device Model                           |
| CMOS    | Complementary Metal-Oxide Semiconductor        |
| DUT     | Device Under Test                              |
| ECP     | Extended Capability Port                       |
| EPP     | Enhanced Parallel Port                         |
| ESD     | ElectroStatic Discharge                        |
| HBM     | Human Body Model                               |
| LSTTL   | Low-power Schottky Transistor-Transistor Logic |
| MM      | Machine Model                                  |
| TTL     | Transistor-Transistor Logic                    |

## 14. Revision history

Table 12. Revision history

| Document ID    | Release date   | Data sheet status     | Change notice | Supersedes   |
|----------------|--|-----------------------|---------------|--------------|
| PDI1284P11_3   | 20080825   | Product data sheet    | -             | PDI1284P11_2 |
| Modifications: | <ul style="list-style-type: none"> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li>Quick reference table removed.</li> <li><a href="#">Table 7</a>, <math>t_{PHL}</math>: Maximum value of 20 ns replaced by 23 ns.</li> <li><a href="#">Table 11</a>: Abbreviations list added.</li> </ul> |                       |               |              |
| PDI1284P11_2   | 19990917   | Product specification | -             | PDI1284P11_1 |
| PDI1284P11_1   | 19970915   | Product specification | -             | -            |

## 15. Legal information

### 15.1 Data sheet status

| Document status <sup>[1][2]</sup> | Product status <sup>[3]</sup> | Definition  |
|-----------------------------------|-------------------------------|---|
| Objective [short] data sheet      | Development                   | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet    | Qualification                 | This document contains data from the preliminary specification.                       |
| Product [short] data sheet        | Production                    | This document contains the product specification.                                     |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 15.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 16. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

**17. Contents**

1 **General description** . . . . . 1

2 **Features** . . . . . 1

3 **Ordering information** . . . . . 2

4 **Functional diagram** . . . . . 3

5 **Pinning information** . . . . . 4

5.1 Pinning . . . . . 4

5.2 Pin description . . . . . 4

6 **Functional description** . . . . . 5

6.1 Function selection . . . . . 5

7 **Limiting values** . . . . . 6

8 **Recommended operating conditions** . . . . . 6

9 **Static characteristics** . . . . . 7

10 **Dynamic characteristics** . . . . . 8

11 **Waveforms** . . . . . 9

12 **Package outline** . . . . . 12

13 **Abbreviations** . . . . . 14

14 **Revision history** . . . . . 14

15 **Legal information** . . . . . 15

15.1 Data sheet status . . . . . 15

15.2 Definitions . . . . . 15

15.3 Disclaimers . . . . . 15

15.4 Trademarks . . . . . 15

16 **Contact information** . . . . . 15

17 **Contents** . . . . . 16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2008. **All rights reserved.**  
 For more information, please visit: <http://www.nxp.com>  
 For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)  
 Date of release: 25 August 2008  
 Document identifier: PDI1284P11\_3