IRF9Z24, SiHF9Z24


Vishay Siliconix



Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	- 60				
R _{DS(on)} (Ω)	V _{GS} = - 10 V	0.28			
Q _g (Max.) (nC)	19				
Q _{gs} (nC)	5.4				
Q _{gd} (nC)	11				
Configuration	Single				





FEATURES

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- P-Channel
- 175 °C Operating Temperature
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 W. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.

ORDERING INFORMATION	
Package	TO-220
Lead (Pb)-free	IRF9Z24PbF
	SiHF9Z24-E3
SnPb	IRF9Z24
	SiHF9Z24

ABSOLUTE MAXIMUM RATINGS $T_C = 25 ^{\circ}C$, unless otherwise noted						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	- 60	v	
Gate-Source Voltage			V _{GS}	± 20	v	
Continuous Drain Current	V_{GS} at - 10 V $\frac{T_{G}}{T_{C}}$	T _C = 25 °C T _C = 100 °C	1	- 11		
		T _C = 100 °C	I _D	- 7.7	A	
Pulsed Drain Current ^a			I _{DM}	- 44		
Linear Derating Factor				0.40	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	240	mJ	
Repetitive Avalanche Current ^a			I _{AR}	- 11	А	
Repetitive Avalanche Energy ^a			E _{AR}	6.0	mJ	
Maximum Power Dissipation	$T_{\rm C} = 2$	25 °C	P _D 60		W	
Peak Diode Recovery dV/dtc			dV/dt	- 4.5	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 175	°C	
Soldering Recommendations (Peak Temperature)	for ⁻	10 s		300 ^d		
Mounting Torque	6.20 or N	C 00 or M0 oprovi		10	lbf ⋅ in	
	6-32 or M3 screw			1.1	N · m	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. $V_{DD} = -25 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 2.3 mH, $R_G = 25 \Omega$, $I_{AS} = -11 \text{ A}$ (see fig. 12).

c. $I_{SD} \leq$ - 11 A, dl/dt \leq 140 A/µs, $V_{DD} \leq V_{DS}$, $T_J \leq$ 175 °C.

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply



Vishay Siliconix



THERMAL RESISTANCE RAT	TINGS							
PARAMETER	SYMBOL	TYP.	MAX.			UNIT		
Maximum Junction-to-Ambient	R _{thJA}	- 62 0.50 -						
Case-to-Sink, Flat, Greased Surface	R _{thCS}				°C/W			
Maximum Junction-to-Case (Drain)	R _{thJC}	- 2.5						
SPECIFICATIONS $T_J = 25 \ ^{\circ}C$,	unless otherw	ise noted						
PARAMETER	SYMBOL	TEST	CONDIT	IONS	MIN.	TYP.	MAX.	UNIT
Static		·						
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0$) V, I _D = - 3	250 μΑ	- 60	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	to 25 °C, I	l _D = - 1 mA	-	- 0.056	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = -250 \ \mu A$			- 2.0	-	- 4.0	V
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 20 V			-	-	± 100	nA
Zara Cata Valtaga Drain Current		V _{DS} = -	60 V, V _G	_S = 0 V	-	-	- 100	
Zero Gate Voltage Drain Current	I _{DSS}	V_{DS} = - 48 V, V_{GS} = 0 V, T_{J} = 150 °C		-	-	- 500	μA	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = - 10 V	I _D	= - 6.6 A ^b	-	-	0.28	Ω
Forward Transconductance	g fs	V _{DS} = -	25 V, I _D =	- 6.6 A ^b	1.4	-	-	S
Dynamic								
Input Capacitance	C _{iss}	,	V _{GS} = 0 V,		-	570	-	
Output Capacitance	C _{oss}	$V_{GS} = 0 V,$ $V_{DS} = -25 V,$ f = 1.0 MHz, see fig. 5		-	360	-	pF	
Reverse Transfer Capacitance	C _{rss}			-	65	-		
Total Gate Charge	Qg			A, V _{DS} = - 48 V, iig. 6 and 13 ^b	-	-	19	nC
Gate-Source Charge	Q _{gs}	V _{GS} = - 10 V	I _D = - 11		-	-	5.4	
Gate-Drain Charge	Q _{gd}		see lig. 6 and 13°		-	-	11	
Turn-On Delay Time	t _{d(on)}				-	13	-	
Rise Time	t _r	- V _{DD} = -	30 V, I _D =	- 11 A,	-	68	-	
Turn-Off Delay Time	t _{d(off)}	$R_{G} = 18 \Omega, R_{D} = 2.5 \Omega, \text{ see fig. } 10^{b}$		-	15	-	ns	
Fall Time	t _f			-	29	-		
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	nH	
Internal Source Inductance	L _S			-	7.5	-		
Drain-Source Body Diode Characteristic	s							
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	- 11	A	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	- 44		
Body Diode Voltage	V_{SD}	$T_J = 25 \ ^\circ C, \ I_S = - \ 11 \ A, \ V_{GS} = 0 \ V^b$		-	-	- 6.3	V	
Body Diode Reverse Recovery Time	t _{rr}	$T_J = 25 \text{ °C}, I_F = -11 \text{ A}, dl/dt = 100 \text{ A}/\mu\text{s}^b$		-	100	200	ns	
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.32	0.64	μC	
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by				/ L _S and I	_D)	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. Pulse width \leq 300 µs; duty cycle \leq 2 %.



Vishay Siliconix






Fig. 1 - Typical Output Characteristics, $T_C = 25 \ ^{\circ}C$




Fig. 2 - Typical Output Characteristics, $T_C = 175 \ ^{\circ}C$




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

IRF9Z24, SiHF9Z24

Vishay Siliconix







Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage










Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage








Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit






Fig. 10b - Switching Time Waveforms








Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

Document Number: 91090

IRF9Z24, SiHF9Z24

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit





Vishay Siliconix





Peak Diode Recovery dV/dt Test Circuit





Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91090.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.