



The revision list can be viewed directly by clicking the title page.

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.



87

Renesas 32-Bit RISC Microcomputer SuperH[™] RISC engine Family/SH7046 Series

> HD64F7046 HD6437048 HD6437148

Rev. 4.00 Revision Date: Dec 05, 2005

RenesasTechnology www.renesas.com Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 Any diversion or record control to the export control laws and regulations of Japan and/or the

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



General Precautions on Handling of Product

- 1. Treatment of NC Pins
- Note: Do not connect anything to the NC pins.


The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

- 2. Treatment of Unused Input Pins
- Note: Fix all unused input pins to high or low level. Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a passthrough current flows internally, and a malfunction may occur.
- 3. Processing before Initialization
- Note: When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.

- 4. Prohibition of Access to Undefined or Reserved Addresses
- Note: Access to undefined or reserved addresses is prohibited. The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.

Renesas





Preface

The SH7046 Group single-chip RISC (Reduced Instruction Set Computer) microprocessor includes a Renesas-original RISC CPU as its core, and the peripheral functions required to configure a system.

- Target users: This manual was written for users who will be using the SH7046 Group Micro-Computer Unit(MCU) in the design of application systems. Users of this manual are expected to understand the fundamentals of electrical circuits, logical circuits, and microcomputers.
- Objective: This manual was written to explain the hardware functions and electrical characteristics of the SH7046 Group MCU to the above users. Refer to the SH-1, SH-2, SH-DSP Programming Manual for a detailed description of the instruction set.

Notes on reading this manual:

• Product names

The following products are covered in this manual.

Basic Classification	On-Chip RO	On-Chip ROM Classification				
SH7046 (80-pin version)	SH7046F	Flash memory version (ROM: 256 kbytes)	HD64F7046			
	SH7048	Mask ROM version (ROM: 128KB)	HD6437048			
	SH7148	Mask ROM version (ROM: 64 kbytes)	HD6437148			

Product Classifications and Abbreviations

In this manual, the product abbreviations are used to distinguish products. For example, 80-pin products are collectively referred to as the SH7046, an abbreviation of the basic type's classification code. There are two versions of each: a flash memory version and a mask ROM version. When a description is limited to the flash memory version alone, the character F is added at the end of the abbreviation, such as SH7046F. When a description is limited to the mask ROM version alone, an abbreviation that is determined by the ROM size is used; for example, SH7148 is used to indicate the mask ROM version.

Renesas

• The typical product

The HD64F7046 is taken as the typical product for the descriptions in this manual. Accordingly, when using an HD6437048 or HD6437148 simply replace the HD64F7046 in those references where no differences between products are pointed out with HD6437048 or HD6437148. Where differences are indicated, be aware that each specification applies to the products as indicated.

- In order to understand the overall functions of the chip Read the manual according to the contents. This manual can be roughly categorized into parts on the CPU, system control functions, peripheral functions and electrical characteristics.
- In order to understand the details of the CPU's functions Read the SH-1, SH-2, SH-DSP Programming Manual.

http://www.renesas.com

• In order to understand the details of a register when the user knows its name Read the index that is the final part of the manual to find the page number of the entry on the register. The addresses, bit names, and initial values of the registers are summarized in Appendix A, On-chip I/O Register.

Rules:	Register name:	The following notation is used for cases when the same or a similar function, e.g. serial communication, is implemented on more than one channel: XXX_N (XXX is the register name and N is the channel number)
	Bit order:	The MSB (most significant bit) is on the left and the LSB (least significant bit) is on the right.
Related Manual		sions of all related manuals are available from our web site. you have the latest versions of all documents you require.

SH7046 Group manuals:

Manual Title	Document No.
SH7046 Group Hardware Manual	This manual
SH-1, SH-2, SH-DSP Programming Manual	REJ09B0171-0500O



Users manuals for development tools:

Manual Title	Document No.
C/C++ Compiler, Assembler, Optimized Linkage Editor Users Manual	REJ10B0152-0101
Simulator Debugger (for Windows) Users Manual	ADE-702-186
High-Performance Embedded Workshop Users Manual	ADE-702-201

Application Notes:

Manual Title	Document No.
C/C++ Compiler Package Application Note	REJ05B0463-0300


Rev. 4.00 Dec 05, 2005 page vii of xliv

Rev. 4.00 Dec 05, 2005 page viii of xliv



Main Revisions in This Edition

Item	Page	Revision (See Manual for Details)					
All		Hitachi \rightarrow Renesas Technology					
		SH7046 Series \rightarrow SH7046 Group					
		Package Code FP-80Q \rightarrow PRQP0080JD-A					
1.4 Pin Functions	8	Table amended					
		TypeSymbolUser breakUBCTRGcontroller(UBC)(UBC)(flashversion only)					
4.3.1 Note on Crystal	49	Description amended					
Resonator		As the resonator circuit constants will depend on the resonator and the floating capacitance of the mounting circuit, the component value should be determined in consultation with the resonator manufacturer.					
5.1.3 Exception	56	Table amended					
Processing Vector Table		Vector Table Address Offset					
Table 5.3 Exception Processing Vector Table		H'00000120–H'00000123					
9.6 On-chip	132	Table amended					
Peripheral I/O Register Access Table 9.2 On-chip		On-chip Peripheral PFC, Module PORT					
Peripheral I/O Register Access		Connected 16bit bus width					
		Access cycle 2cyc ^{*1}					
10.3.3 Timer I/O	162	Note amended					
Control Register (TIOR)		Note: 2. When the BFB bit in TMDR_4 is set to 1 and TGRC_4 is used as a buffer register, this setting is invalid and input					
Table 10.24 TIORL_4 (channel 4)		capture/output compare is not generated.					
10.3.6 Timer Counter	169	Description amended					
(TCNT)		The TCNT counters are initialized to H'0000 by a reset					





Item	Page	Revision (See Manual for Details)			
10.7.16 Contention between Overflow/Underflow and Counter Clearing Figure 10.83 Contention between Overflow and Counter Clearing	258	Figure amended P♦ TCNT input clock TCNT H'FFFF H'O000 Counter clear signal TGF TCFV			
10.7.17 Contention between TCNT Write and Overflow/Underflow Figure 10.84 Contention between TCNT Write and Overflow	259	Figure amended TCNT write cycle P Address TCNT address Write signal TCNT H'FFFF M TCFV flag			
10.7.22 Notes on Buffer Operation Settings	260	Newly added			
10.9.5 Usage Note	302	Description added 2. To clear bits POE0F, POE1F, POE2F, POE3F, and OSF to 0, read registers ICSR1 and OCSR. Clear bits, which are read as 1, to 0, and write 1 to the other bits in the registers.			
11.1 Features	303	Description replaced			
11.3.3 Reset	308	Description amended			
Control/Status Register (RSTCSR)		RSTCSR is an 8-bit readable/writable register that controls the generation of the internal reset signal when TCNT overflows.			

Item	Page	Re	vision (S	See Ma	anual f	or Details)	
12.3.7 Serial Status	324 to	Table amended					
Register (SSR)	326	Bit	Bit Name	Initial Value	R/W	Description	
		7	TDRE	1	R/(W)*	[Setting conditions]	
						Power-on reset or software standby mode	
		6	RDRF	0	R/(W)*	[Clearing conditions]	
					*	Power-on reset or software standby mode	
		5	ORER	0	R/(W)*	[Clearing conditions]	
		4	FER	0	R/(W)*	Power-on reset or software standby mode [Clearing conditions]	
		4	FER	0	R/(W)	Power-on reset or software standby mode	
		3	PER	0	R/(W)*	[Clearing conditions]	
		0		U		 Power-on reset or software standby mode 	
		2	TEND	1	R	[Setting conditions]	
						Power-on reset or software standby mode	
12.3.9 Bit Rate Register (BRR)	335	Table amended Operating Frequency Pø (MHz)				uency Ρφ (MHz)	
Table 12.6 BRR					4	10	
Settings for Various Bit			ical Bit (bit/s)		N	<u> </u>	
Rates (Clocked		1000			0*		
Synchronous Mode)				0			
(1)		2500				0 0*	
Table 12.6 BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (2)	336	Table amended Operating Frequency P (MHz) Logical Bit Rate (bit/s) D OP					
12.4.4 SCI initialization (Asynchronous mode) Figure 12.5 Sample SCI Initialization Flowchart	344	Figure amended Set PFC of the external pin used SCK, TxD, RxD Set RIE, TIE, TEIE, and MPIE bits Set TE and RE bits in SCR to 1 [5]					
			< Initializatio	on comple	etion>		




Item	Page	Revision (See Manual for Details)					
12.6.1 Clock	357	Description amended					
		Eight serial clock pulses are output in the transfer of one character, and when no transfer is performed, the clock is fixed high. Only in reception, the serial clock is continued generating until an overrun error is occurred or the RE bit is cleared to 0. To execute reception in one-character units, select an external clock as a clock source.					
12.6.2 SCI	358	Figure amended					
initialization (Clocked Synchronous mode)							
Figure 12.15 Sample			SCK, T	xD, RxD		[4]	
SCI Initialization Flowchart			Set RIE, TIE, t TE and RE			[5]	
			<transf< td=""><td>I er start></td><td></td><td></td></transf<>	I er start>			
13.3.2 A/D	373	Tab	le ameno	led			
Control/Status		Bit	Bit Name	Initial Value	R/W	Description	
Registers 0 to 2		7	ADF	0	R/(W)*	[Clearing conditions]	
(ADCSR_0 to			, 121	0	()	 When 0 is written after reading ADF = 1 	
ADCSR_2)						 When the DTC is activated by an ADI interrupt and ADDR is read with the DISEL bit in DTMR of DTC = 0 	
		5	ADM1	0	R/W	10: Setting prohibited	
		4	ADM0	0	R/W	11: Setting prohibited	
						When changing the operating mode, first clear the ADST bit in the A/D control registers (ADCRs) to 0.	
13.3.3 A/D Control	375	Tab	le ameno	led			
Registers_0 to 2 (ADCR_0 to ADCR_2)		Bit Bit N		Initial Value	R/W	Description	
(4	ADST	0	R/W	In continuous scan mode, A/D conversion is continuously performed for the selected channels in sequence until this bit is cleared by a software, reset, or in software standby mode or module standby mode.	
14.2.2 Compare	389	Tab	le ameno	led			
Match Timer				Initial			
Control/Status		Bit	Bit Name	Value	R/W	Description	
Register_0 and		7	CMF	0	R/(W)*	Compare Match Flag	
1(CMCSR_0,						This flag indicates whether or not the CMCNT and CMCOR values have matched.	
CMCSR_1)						0: CMCNT and CMCOR values have not matched	
						1: CMCNT and CMCOR values have matched	
						[Clearing conditions]	
						Write 0 to CMF after reading 1 from it	
						 When the DTC is activated by an CMI interrupt and data is transferred with the DISEL bit in DTMR of DTC = 0 	

Item	Page	Revision (See Manual for Details)
15.3.2 Timer Control	402	Description amended
Register (TCNR)		The timer control register (TCNR) controls the enabling or disabling of interrupt requests, selects the enabling or disabling of register access, and selects counter operation or halting.
15.4.1 Sample Setting Procedure	413	Figure replaced
PWM Output Generation in Operating Modes:		
4. PWM Waveform		
Figure 15.5 Example of PWM Waveform Generation		
15.7.2 Notes for MMT Operation	424	Newly added
Pay Attention to the Notices Below, When a Value is Written into the Timer General Register U (TGRU), Timer General Register V (TGRV), Timer General Register W (TGRW), and in Case of Written into Free Operation Address (*):		
Writing Operation into Timer Period Data Register (TPDR) and Timer Dead Time Data Register (TDDR) When MMT is Operating:	424	Newly added
Notes on Halting TCNT Counter Operation	425	Newly added



Item	Page	Revision (See Manual for Details)
15.8.5 Usage Note	431	Description amended
		 To set the POE pin as a level-detective pin, a high level signal must be firstly input to the POE pin.
		2. To clear bits POE4F, POE5F, and POE6F to 0, read the ICSR2 register. Clear bits, which are read as 1, to 0, and write 1 to the other bits in the register.
16.2 Usage Notes	448	(3) and (4) newly added
18.1 Features	459	Description amended
		 Reprogramming capability
		 For details, see section 22, Electrical Characteristics

Rev. 4.00 Dec 05, 2005 page xv of xliv



Rev. 4.00 Dec 05, 2005 page xvi of xliv

Item	Page	Revision (Revision (See Manual for Details)					
18.13 Notes on Flash Memory Programming and Erasing	483 to 487	Newly added						
Section 19 Mask	490	Description amended						
ROM		The operating mode is selected using mode-setting pins FWP and MD3 to MD0 as shown in table 3.1. Only the mode 3 is supported in this LSI. The on-chip ROM is allocated to addresses H'00000000 to H'0000FFFF of memory area 0 (SH7148), H'00000000 to H'0001FFFF of memory area 0 (SH7048).						
21.3.2 Software	501	Description	amended					
Standby Mode			he contents of the			0		
Transition to Software Standby Mode:		chip RAM o supplied		g as the sp	pecified voltage is			
22.2 DC	508	Table amer	nded					
Characteristics		Item		Symbol	Min			
Table 22.2 DC		Schmitt trigger input voltage	IRQ3 to IRQ0, POE6 to POE0,	$\frac{V_{T+}(V_{H})}{V_{T+}(V_{H})}$	V _{cc} -0.5			
Characteristics			TCLKA to TCLKD, TIOC0A to TIOC0D.	$\frac{V_{T-}(V_{IL})}{V_{T-}-V_{T}}$	-0.3			
			TIOCIA TIOCOB, TIOC1A, TIOC1B, TIOC2A, TIOC2B, TIOC3A to TIOC3D, TIOC4A to TIOC4D	• T+ • T-	0.1			
Table 22.3 Permitted	510	Table amended						
Output Current Values		ltem			Symbol	Мах		
		Output low-l (total)	evel permissible cu	Σ Ι _{οι}	110			
22.3.9 Port Output Enable (POE) Timing	524	Title amend	ded					
Table 22.11 Port Output Enable (POE) Timing								
22.4 A/D Converter	527	Table amer	nded					
Characteristics		Item						
Table 22.14 A/D		Non-linear error (reference value)						
Converter		x	eference value)					
Characteristics		Full-scale erro	or (reference value)					

Item	Page	Revision (See Manual for Details)
22.5 Flash Memory Characteristics Table 22.15 Flash Memory Characteristics	528, 529	Table and notes amended Item Symbol Min Typ Max Unit Remarks Reprogramming count N _{vec} 100** 1000** Times Standard N _{vec} - - 100 Times Wide temperature- - - 100 Times
		range product Data retained time t _{ven} 10 ^{*e} years
		Notes: 7. All characteristics after rewriting are guaranteed up to this minimum rewriting times (therefore 1 to min. times). 8. Reference value at 25°C (A rough rewriting target number to
		which a rewriting usually functions) 9. Data retention characteristics when rewriting is executed
		within the specification values including minimum values.
A.2 Register Bits A.3 Register States in Each Operating Mode	547, 548 551 to 556	Table amended Register Abbreviation Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Module TCSR OVF WT/11 TME - - CKS2 CKS1 CKS0 WDT MSTCR1 - - - MSTP27 MSTP26 MSTP25 MSTP24 Power-down MSTCR2 - - - MSTP13 MSTP13 MSTP14 - - - state MSTCR2 - MSTP6 MSTP5 MSTP4 - - MSTP0 - - - state MMT_TMDR CKS2 CKS1 CKS0 OLSN OLSP MD1 MD0 MMT
		Register Power-On Manual Software Module Abbreviation Reset Reset Standby Standby Sleep Module TCSR Initialized Initialized Initialized/ Held*1 Held WDT
		TCNT Initialized Initialized Initialized — Held RSTCSR Initialized/ Held Initialized — Held
		Notes: 1. The bits 7 to 5 (OVF, WT/IT, and TME) in TCSR are initialized and the bits 2 to 0 (CKS2 to CKS0) are retained. 2. RSTCSR is retained in spite of power-on reset by WDT overflow.
Appendix B Pin	557,	Table amended
States Table B.1 Pin States	558	Hardware Standby deleted
Appendix D Package Dimensions	560	Package Code amended and figure replaced
Figure D.1 PRQP0080JD-A		

Contents

Secti	ion 1 Overview	1
1.1	Features	1
1.2	Internal Block Diagram	3
1.3	Pin Arrangement	4
1.4	Pin Functions	5
с		0
	ion 2 CPU	9
2.1	Features	9
2.2	Register Configuration	9
	2.2.1 General Registers (Rn)	9
	2.2.2 Control Registers	11
	2.2.3 System Registers	12
	2.2.4 Initial Values of Registers	12
2.3	Data Formats	13
	2.3.1 Data Format in Registers	13
	2.3.2 Data Formats in Memory	13
	2.3.3 Immediate Data Format	14
2.4	Instruction Features	14
	2.4.1 RISC-Type Instruction Set	14
	2.4.2 Addressing Modes	17
	2.4.3 Instruction Format	21
2.5	Instruction Set	24
	2.5.1 Instruction Set by Classification	24
2.6	Processing States	37
	2.6.1 State Transitions	37
с		•
	ion 3 MCU Operating Modes	39
3.1	Selection of Operating Modes	39
3.2	Input/Output Pins	40
3.3	Explanation of Operating Modes	41
	3.3.1 Mode 0 to Mode 2 (MCU extension mode 0 to 2)	41
	3.3.2 Mode 3 (Single chip mode)	41
	3.3.3 Clock Mode	41
3.4	Address Map	42
3.5	Initial State of This LSI	45
Secti	ion 4 Clock Pulse Generator	47
4.1	Oscillator	47
4.1	Rev. 4.00 Dec 05, 2005 page xix of	
		VIIV

	4.1.1 Connecting a Crystal Resonator	47
	4.1.2 External Clock Input Method	48
4.2	Function for Detecting the Oscillator Halt	49
4.3	Usage Notes	49
	4.3.1 Note on Crystal Resonator	49
	4.3.2 Notes on Board Design	50
Secti	ion 5 Exception Processing	53
5.1	Overview	
	5.1.1 Types of Exception Processing and Priority	53
	5.1.2 Exception Processing Operations	54
	5.1.3 Exception Processing Vector Table	55
5.2	Resets	57
	5.2.1 Types of Reset	57
	5.2.2 Power-On Reset	57
	5.2.3 Manual Reset	58
5.3	Address Errors	59
	5.3.1 The Cause of Address Error Exception	59
	5.3.2 Address Error Exception Processing	60
5.4	Interrupts	60
	5.4.1 Interrupt Sources	60
	5.4.2 Interrupt Priority Level	61
	5.4.3 Interrupt Exception Processing	61
5.5	Exceptions Triggered by Instructions	62
	5.5.1 Types of Exceptions Triggered by Instructions	62
	5.5.2 Trap Instructions	62
	5.5.3 Illegal Slot Instructions	63
	5.5.4 General Illegal Instructions	63
5.6	Cases when Exception Sources Are Not Accepted	64
	5.6.1 Immediately after a Delayed Branch Instruction	64
	5.6.2 Immediately after an Interrupt-Disabled Instruction	64
5.7	Stack Status after Exception Processing Ends	65
5.8	Usage Notes	66
	5.8.1 Value of Stack Pointer (SP)	66
	5.8.2 Value of Vector Base Register (VBR)	66
	5.8.3 Address Errors Caused by Stacking of Address Error Exception Processing.	
Secti	ion 6 Interrupt Controller (INTC)	67
6.1	Features	
6.2	Input/Output Pins	
6.3	Register Descriptions	
5.0	0	

Rev. 4.00 Dec 05, 2005 page xx of xliv

	6.3.1	Interrupt Control Register 1 (ICR1)	70
	6.3.2	Interrupt Control Register 2 (ICR2)	71
	6.3.3	IRQ Status Register (ISR)	73
	6.3.4	Interrupt Priority Registers A, D to K (IPRA, IPRD to IPRK)	74
6.4	Interru	pt Sources	77
	6.4.1	External Interrupts	77
	6.4.2	On-Chip Peripheral Module Interrupts	78
	6.4.3	User Break Interrupt	78
6.5	Interru	pt Exception Processing Vectors Table	79
6.6	Interru	pt Operation	82
	6.6.1	Interrupt Sequence	82
	6.6.2	Stack after Interrupt Exception Processing	85
6.7	Interru	pt Response Time	85
6.8	Data T	ransfer with Interrupt Request Signals	87
	6.8.1	Handling Interrupt Request Signals as Sources for DTC Activating	
		and CPU Interrupt	88
	6.8.2	Handling Interrupt Request Signals as Source for DTC Activating,	
		but Not CPU Interrupt	88
	6.8.3	Handling Interrupt Request Signals as Source for CPU Interrupt	
		but Not DTC Activating	89
c ,	• -		
		User Break Controller (UBC)	91
7.1		ew	91
7.2	-	er Descriptions	93
	7.2.1	User Break Address Register (UBAR)	93
	7.2.2	User Break Address Mask Register (UBAMR)	93
	7.2.3	User Break Bus Cycle Register (UBBR)	94
	7.2.4	User Break Control Register (UBCR)	96
7.3	-	ion	97
	7.3.1	Flow of the User Break Operation	97
	7.3.2	Break on On-Chip Memory Instruction Fetch Cycle	
	7.3.3	Program Counter (PC) Values Saved	
7.4	-	oles of Use	
7.5	-	Notes	
	7.5.1	Simultaneous Fetching of Two Instructions	
	7.5.2	Instruction Fetches at Branches	
	7.5.3	Contention between User Break and Exception Processing	
	7.5.4	Break at Non-Delay Branch Instruction Jump Destination	
	7.5.5	User Break Trigger Output	
	7.5.6	Module Standby Mode Setting	104

Secti	on 8	Data Transfer Controller (DTC)	105
8.1	Feature	25	105
8.2	Registe	er Descriptions	107
	8.2.1	DTC Mode Register (DTMR)	108
	8.2.2	DTC Source Address Register (DTSAR)	110
	8.2.3	DTC Destination Address Register (DTDAR)	110
	8.2.4	DTC Initial Address Register (DTIAR)	110
	8.2.5	DTC Transfer Count Register A (DTCRA)	110
	8.2.6	DTC Transfer Count Register B (DTCRB)	110
	8.2.7	DTC Enable Registers (DTER)	111
	8.2.8	DTC Control/Status Register (DTCSR)	112
	8.2.9	DTC Information Base Register (DTBR)	113
8.3	Operat	ion	
	8.3.1	Activation Sources	113
	8.3.2	Location of Register Information and DTC Vector Table	114
	8.3.3	DTC Operation	117
	8.3.4	Interrupt Source	123
	8.3.5	Operation Timing	
	8.3.6	DTC Execution State Counts	124
8.4	Proced	ures for Using DTC	125
	8.4.1	Activation by Interrupt	
	8.4.2	Activation by Software	125
	8.4.3	DTC Use Example	
8.5	Cautio	ns on Use	
	8.5.1	Prohibition against DTC Register Access by DTC	
	8.5.2	Module Standby Mode Setting	
	8.5.3	On-Chip RAM	127
Secti	on 9	Bus State Controller (BSC)	129
9.1	Feature	25	129
9.2	Input/C	Dutput Pin	129
9.3	Registe	er Configuration	129
9.4	Registe	er Descriptions	131
	9.4.1	Bus Control Register 1 (BCR1)	131
	9.4.2	RAM Emulation Register (RAMER)	131
9.5	Bus Ar	bitration	132
9.6	On-chi	p Peripheral I/O Register Access	132
Secti	on 10	Multi-Function Timer Pulse Unit (MTU)	133
10.1			
10.2		Dutput Pins	
	•	•	

Rev. 4.00 Dec 05, 2005 page xxii of xliv

10.3	Registe	r Descriptions	138
	10.3.1	Timer Control Register (TCR)	140
	10.3.2	Timer Mode Register (TMDR)	144
	10.3.3	Timer I/O Control Register (TIOR)	146
	10.3.4	Timer Interrupt Enable Register (TIER)	164
		Timer Status Register (TSR)	
		Timer Counter (TCNT)	
		Timer General Register (TGR)	
		Timer Start Register (TSTR)	
		Timer Synchro Register (TSYR)	
		Timer Output Master Enable Register (TOER)	
		Timer Output Control Register (TOCR)	
		Timer Gate Control Register (TGCR)	
	10.3.13	Timer Subcounter (TCNTS)	176
		Timer Dead Time Data Register (TDDR)	
		Timer Period Data Register (TCDR)	
		Timer Period Buffer Register (TCBR)	
		Bus Master Interface	
10.4	-	on	
		Basic Functions	
		Synchronous Operation	
		Buffer Operation	
		Cascaded Operation	
		PWM Modes	
		Phase Counting Mode	
		Reset-Synchronized PWM Mode	
		Complementary PWM Mode	
10.5	-	pts	
		Interrupts and Priorities	
		DTC Activation	
		A/D Converter Activation	
10.6	-	on Timing	
		Input/Output Timing	
		Interrupt Signal Timing	241
10.7	Usage 1	Notes	245
	10.7.1	Module Standby Mode Setting	
	10.7.2	Input Clock Restrictions	
	10.7.3	Caution on Period Setting	
	10.7.4	Contention between TCNT Write and Clear Operations	
	10.7.5	Contention between TCNT Write and Increment Operations	
	10.7.6	Contention between TGR Write and Compare Match	248

Rev. 4.00 Dec 05, 2005 page xxiii of xliv

	10.7.7	Contention between Buffer Register Write and Compare Match	249
	10.7.8	Contention between TGR Read and Input Capture	251
	10.7.9	Contention between TGR Write and Input Capture	252
	10.7.10	Contention between Buffer Register Write and Input Capture	253
	10.7.11	TCNT2 Write and Overflow/Underflow Contention in Cascade Connection	253
	10.7.12	Counter Value during Complementary PWM Mode Stop	255
	10.7.13	Buffer Operation Setting in Complementary PWM Mode	255
	10.7.14	Reset Sync PWM Mode Buffer Operation and Compare Match Flag	256
	10.7.15	Overflow Flags in Reset Sync PWM Mode	257
	10.7.16	Contention between Overflow/Underflow and Counter Clearing	258
	10.7.17	Contention between TCNT Write and Overflow/Underflow	259
	10.7.18	Cautions on Transition from Normal Operation or PWM Mode 1	
		to Reset-Synchronous PWM Mode	259
	10.7.19	Output Level in Complementary PWM Mode and Reset-Synchronous	
		PWM Mode	
		Interrupts in Module Standby Mode	
		Simultaneous Input Capture of TCNT_1 and TCNT_2 in Cascade Connection .	
		Notes on Buffer Operation Settings	
10.8		Output Pin Initialization	
		Operating Modes	
		Reset Start Operation	
		Operation in Case of Re-Setting Due to Error During Operation, etc	262
	10.8.4	Overview of Initialization Procedures and Mode Transitions in Case of Error	
		during Operation, Etc	
10.9		tput Enable (POE)	
		Features	
		Pin Configuration	
		Register Configuration	
		Operation	
	10.9.5	Usage Note	302
Soat	on 11	Watchdog Timer	202
		S	
		Dutput Pin	
11.3		r Descriptions	
	11.3.1	Timer Counter (TCNT)	
	11.3.2	Timer Control/Status Register (TCSR)	
11 4	11.3.3	Reset Control/Status Register (RSTCSR)	
11.4	-	on	
		Watchdog Timer Mode	
	11.4.2	Interval Timer Mode	311

Rev. 4.00 Dec 05, 2005 page xxiv of xliv

	11.4.3	Clearing Software Standby Mode	311
	11.4.4	Timing of Setting the Overflow Flag (OVF)	312
	11.4.5	Timing of Setting the Watchdog Timer Overflow Flag (WOVF)	312
11.5	Interruj	pts	313
11.6	Usage l	Notes	313
	11.6.1	Notes on Register Access	313
	11.6.2	TCNT Write and Increment Contention	315
	11.6.3	Changing CKS2 to CKS0 Bit Values	315
	11.6.4	Changing between Watchdog Timer/Interval Timer Modes	315
	11.6.5	System Reset by WDTOVF Signal	316
	11.6.6	Internal Reset in Watchdog Timer Mode	316
	11.6.7	Manual Reset in Watchdog Timer Mode	316
	11.6.8	Handling of WDTOVF Pin	316
Secti	on 12	Serial Communication Interface (SCI)	317
12.1	Feature	s	317
12.2	Input/C	Output Pins	319
12.3	Registe	r Descriptions	319
	12.3.1	Receive Shift Register (RSR)	320
	12.3.2	Receive Data Register (RDR)	320
	12.3.3	Transmit Shift Register (TSR)	320
	12.3.4	Transmit Data Register (TDR)	320
	12.3.5	Serial Mode Register (SMR)	321
	12.3.6	Serial Control Register (SCR)	322
	12.3.7	Serial Status Register (SSR)	324
	12.3.8	Serial Direction Control Register (SDCR)	327
	12.3.9	Bit Rate Register (BRR)	327
12.4	Operati	on in Asynchronous Mode	340
	12.4.1	Data Transfer Format	340
	12.4.2	Receive Data Sampling Timing and Reception Margin in Asynchronous	
		Mode	342
	12.4.3	Clock	343
	12.4.4	SCI initialization (Asynchronous mode)	344
	12.4.5	Data transmission (Asynchronous mode)	345
	12.4.6	Serial data reception (Asynchronous mode)	347
12.5	Multip	ocessor Communication Function	
	12.5.1	Multiprocessor Serial Data Transmission	352
	12.5.2	Multiprocessor Serial Data Reception	
12.6	Operati	on in Clocked Synchronous Mode	357
	12.6.1	Clock	357
	12.6.2	SCI initialization (Clocked Synchronous mode)	357

Rev. 4.00 Dec 05, 2005 page xxv of xliv

	12.6.3	Serial data transmission (Clocked Synchronous mode)	358
	12.6.4	Serial data reception (Clocked Synchronous mode)	361
	12.6.5	Simultaneous Serial Data Transmission and Reception	
		(Clocked Synchronous mode)	363
12.7	SCI Int	errupts	365
	12.7.1	Interrupts in Normal Serial Communication Interface Mode	365
12.8	Usage I	Notes	366
	12.8.1	TDR Write and TDRE Flag	366
	12.8.2	Module Standby Mode Setting	366
	12.8.3	Break Detection and Processing (Asynchronous Mode Only)	366
	12.8.4	Sending a Break Signal (Asynchronous Mode Only)	366
	12.8.5	Receive Error Flags and Transmit Operations	
		(Clocked Synchronous Mode Only)	367
	12.8.6	Constraints on DTC Use	367
	12.8.7	Cautions on Clocked Synchronous External Clock Mode	367
	12.8.8	Caution on Clocked Synchronous Internal Clock Mode	367
Secti	on 13	A/D Converter	369
13.1	Feature	·S	369
13.2	Input/C	Output Pins	371
13.3	Registe	r Description	372
	13.3.1	A/D Data Registers 8 to 19 (ADDR8 to ADDR19)	372
	13.3.2	A/D Control/Status Registers 0 to 2 (ADCSR_0 to ADCSR_2)	373
	13.3.3	A/D Control Registers_0 to 2 (ADCR_0 to ADCR_2)	374
	13.3.4	A/D Trigger Select Register (ADTSR)	376
13.4	Operati	on	377
	13.4.1	Single Mode	377
	13.4.2	Continuous Scan Mode	378
	13.4.3	Single-Cycle Scan Mode	378
	13.4.4	Input Sampling and A/D Conversion Time	379
	13.4.5	A/D Converter Activation by MTU or MMT	380
	13.4.6	External Trigger Input Timing	380
13.5	Interrup	pt Sources and DTC Transfer Requests	381
13.6	Definit	ions of A/D Conversion Accuracy	382
13.7	Usage I	Notes	384
	13.7.1	Module Standby Mode Setting	384
	13.7.2	Permissible Signal Source Impedance	384
	13.7.3	Influences on Absolute Accuracy	
	13.7.4	Range of Analog Power Supply and Other Pin Settings	385
	13.7.5	Notes on Board Design	385
	13.7.6	Notes on Noise Countermeasures	385

Rev. 4.00 Dec 05, 2005 page xxvi of xliv

Secti	on 14	Compare Match Timer (CMT)	387
14.1	Feature	'S	387
14.2	Registe	r Descriptions	388
	14.2.1	Compare Match Timer Start Register (CMSTR)	388
	14.2.2	Compare Match Timer Control/Status Register_0 and 1	
		(CMCSR_0, CMCSR_1)	389
	14.2.3	Compare Match Timer Counter_0 and 1 (CMCNT_0, CMCNT_1)	390
	14.2.4	Compare Match Timer Constant Register_0 and 1 (CMCOR_0, CMCOR_1)	390
14.3	Operati	on	391
		Cyclic Count Operation	
	14.3.2	CMCNT Count Timing	391
14.4		pts	
	14.4.1	Interrupt Sources	392
		Compare Match Flag Set Timing	
		Compare Match Flag Clear Timing	
14.5	0	Notes	
		Contention between CMCNT Write and Compare Match	
		Contention between CMCNT Word Write and Incrementation	
	14.5.3	Contention between CMCNT Byte Write and Incrementation	395
Saati	on 15	Motor Management Timer (MMT)	207
15.1			
15.1		S	
15.2		or Descriptions	
15.5		Timer Mode Register (MMT_TMDR)	
		Timer Control Register (TCNR)	
		Timer Status Register (MMT_TSR)	
		Timer Status Register (MMT_TSR)	
		Timer Buffer Registers (TBR)	
		Timer General Registers (TGR)	
	15.3.7		
		Timer Dead Time Counters (TDCNT) Timer Dead Time Data Register (MMT_TDDR)	
		Timer Dead Time Data Register (WMT_TDDR)	
		Timer Period Data Register (TPDR)	
15.4		on	
13.4	15.4.1		
		Sample Setting Procedure	
155	15.4.2 Intermu		
15.5	-	pts	
15.6			
		Input/Output Timing	
	15.6.2	Interrupt Signal Timing	420

Rev. 4.00 Dec 05, 2005 page xxvii of xliv

15.7	Usage 1	Notes	422
	15.7.1	Module Standby Mode Setting	422
	15.7.2	Notes for MMT Operation	422
15.8	Port Ou	Itput Enable (POE)	426
	15.8.1	Features	426
	15.8.2	Input/Output Pins	427
	15.8.3	Register Description	427
	15.8.4	Operation	430
	15.8.5	Usage Note	431
Secti	on 16	Pin Function Controller (PFC)	433
16.1	Registe	r Descriptions	438
	16.1.1	Port A I/O Register L (PAIORL)	439
	16.1.2	Port A Control Registers L3 to L1 (PACRL3 to PACRL1)	439
	16.1.3	Port B I/O Register (PBIOR)	442
	16.1.4	Port B Control Registers 1 and 2 (PBCR1 and PBCR2)	443
	16.1.5	Port E I/O Registers L and H (PEIORL and PEIORH)	444
	16.1.6	Port E Control Registers L1, L2, and H (PECRL1, PECRL2, and PECRH)	445
16.2	Usage 1	Notes	448
Secti	on 17	I/O Ports	449
17.1	Port A		449
	17.1.1	Register Description	450
	17.1.2	Port A Data Register L (PADRL)	450
17.2	Port B		451
	17.2.1	Register Descriptions	451
	17.2.2	Port B Data Register (PBDR)	452
17.3	Port E		453
		Register Descriptions	
	17.3.2	Port E Data Registers H and L (PEDRH and PEDRL)	454
17.4			
		Register Description	
	17.4.2	Port F Data Register (PFDR)	456
17.5	Port G		457
		Register Description	
	17.5.2	Port G Data Register (PGDR)	458
Secti	on 18	Flash Memory (F-ZTAT Version)	459
18.1		·S	
18.2		Fransitions	
18.3		Configuration	
		e e e e e e e e e e e e e e e e e e e	

Rev. 4.00 Dec 05, 2005 page xxviii of xliv

18.4	Input/C	Output Pins	465
18.5	Registe	r Descriptions	465
	18.5.1	Flash Memory Control Register 1 (FLMCR1)	465
	18.5.2	Flash Memory Control Register 2 (FLMCR2)	467
	18.5.3	Erase Block Register 1 (EBR1)	467
	18.5.4	Erase Block Register 2 (EBR2)	468
	18.5.5	RAM Emulation Register (RAMER)	469
18.6	On-Boa	ard Programming Modes	470
	18.6.1	Boot Mode	471
	18.6.2	Programming/Erasing in User Program Mode	473
18.7	Flash N	Iemory Emulation in RAM	474
18.8	Flash M	Iemory Programming/Erasing	476
	18.8.1	Program/Program-Verify Mode	476
	18.8.2	Erase/Erase-Verify Mode	478
	18.8.3	Interrupt Handling when Programming/Erasing Flash Memory	478
18.9		n/Erase Protection	
	18.9.1	Hardware Protection	480
	18.9.2	Software Protection	480
		Error Protection	
18.10	PROM	Programmer Mode	482
		Note	
18.12	Notes v	vhen Converting the F-ZTAT Versions to the Mask-ROM Versions	482
		on Flash Memory Programming and Erasing	
Secti	on 19	Mask ROM	489
19.1	Usage I	Note	490
	-		
Secti	on 20	RAM	491
20.1	Usage l	Note	491
Secti	on 21	Power-Down Modes	493
21.1	Input/C	Output Pins	496
21.2	Registe	r Descriptions	496
	21.2.1	Standby Control Register (SBYCR)	496
	21.2.2	System Control Register (SYSCR)	498
	21.2.3	Module Standby Control Registers 1 and 2 (MSTCR1 and MSTCR2)	499
21.3		on	
	21.3.1	Sleep Mode	501
	21.3.2	Software Standby Mode	
	21.3.3		
21.4	Usage I	Notes	505

Rev. 4.00 Dec 05, 2005 page xxix of xliv

	21.4.1	I/O Port Status	505
	21.4.2	Current Consumption during Oscillation Stabilization Wait Period	505
	21.4.3	On-Chip Peripheral Module Interrupt	505
	21.4.4	Writing to MSTCR1 and MSTCR2	505
	21.4.5	DTC Operation in Sleep Mode	505
Secti	on 22	Electrical Characteristics	507
22.1		te Maximum Ratings	
22.1		aracteristics	
22.2		aracteristics	
22.3	22.3.1	Test Conditions for the AC Characteristics	
		Clock Timing Control Signal Timing	
		Multi-Function Timer Pulse Unit (MTU)Timing	
		I/O Port Timing	
		Watchdog Timer (WDT)Timing	
	22.3.7		
	22.3.8	Motor Management Timer (MMT) Timing	
		Port Output Enable (POE) Timing	
		A/D Converter Timing	
		UBC Trigger Timing	
22.4		nverter Characteristics	
22.5	Flash N	Iemory Characteristics	528
Appe	endix A	Internal I/O Register	531
A.1	Registe	r Addresses (Order of Address)	531
A.2		r Bits	
A.3		r States in Each Operating Mode	
Appo	endix B	Pin States	557
Appe	endix C	Product Code Lineup	559
Appo	endix D	Package Dimensions	560
Inde	x		561



Figures

Section 1	Overview	
Figure 1.1	Internal Block Diagram of SH7046	3
Figure 1.2	SH7046 Pin Arrangement	4
Section 2	СРИ	
Figure 2.1	CPU Internal Registers	10
Figure 2.2	Data Format in Registers	13
Figure 2.3	Data Formats in Memory	13
Figure 2.4	Transitions between Processing States	37
Section 3	MCU Operating Modes	
Figure 3.1	The Address Map of SH7046 Flash Memory Version	42
Figure 3.2	The Address Map of SH7048 Mask ROM Version	43
Figure 3.3	The Address Map of SH7148 Mask ROM Version	44
Section 4	Clock Pulse Generator	
Figure 4.1	Block Diagram of the Clock Pulse Generator	47
Figure 4.2	Connection of the Crystal Resonator (Example)	48
Figure 4.3	Crystal Resonator Equivalent Circuit	48
Figure 4.4	Example of External Clock Connection	49
Figure 4.5	Cautions for Oscillator Circuit System Board Design	50
Figure 4.6	Recommended External Circuitry Around the PLL	50
Section 6	Interrupt Controller (INTC)	
Figure 6.1	INTC Block Diagram	68
Figure 6.2	Block Diagram of IRQ3 to IRQ0 Interrupts Control	78
Figure 6.3	Interrupt Sequence Flowchart	84
Figure 6.4	Stack after Interrupt Exception Processing	85
Figure 6.5	Example of the Pipeline Operation when an IRQ Interrupt is Accepted	87
Figure 6.6	Interrupt Control Block Diagram	88
Section 7	User Break Controller (UBC)	
Figure 7.1	User Break Controller Block Diagram	92
Figure 7.2	Break Condition Determination Method	98
Section 8	Data Transfer Controller (DTC)	
Figure 8.1	Block Diagram of DTC	106
Figure 8.2	Activating Source Control Block Diagram	114

Rev. 4.00 Dec 05, 2005 page xxxi of xliv

Figure 8.3	DTC Register Information Allocation in Memory Space	114
Figure 8.4	Correspondence between DTC Vector Address and Transfer Information	115
Figure 8.5	DTC Operation Flowchart	118
Figure 8.6	Memory Mapping in Normal Mode	119
Figure 8.7	Memory Mapping in Repeat Mode	120
Figure 8.8	Memory Mapping in Block Transfer Mode	121
Figure 8.9	Chain Transfer	122
Figure 8.10	DTC Operation Timing Example (Normal Mode)	123
Section 10 M	Aulti-Function Timer Pulse Unit (MTU)	
Figure 10.1	Block Diagram of MTU	136
Figure 10.2	Complementary PWM Mode Output Level Example	174
Figure 10.3	Example of Counter Operation Setting Procedure	178
Figure 10.4	Free-Running Counter Operation	179
Figure 10.5	Periodic Counter Operation	180
Figure 10.6	Example of Setting Procedure for Waveform Output by Compare Match	180
Figure 10.7	Example of 0 Output/1 Output Operation	181
Figure 10.8	Example of Toggle Output Operation	181
Figure 10.9	Example of Input Capture Operation Setting Procedure	182
Figure 10.10	Example of Input Capture Operation	183
Figure 10.11	Example of Synchronous Operation Setting Procedure	184
Figure 10.12	Example of Synchronous Operation	185
Figure 10.13	Compare Match Buffer Operation	186
Figure 10.14	Input Capture Buffer Operation	186
Figure 10.15	Example of Buffer Operation Setting Procedure	187
Figure 10.16	Example of Buffer Operation (1)	188
Figure 10.17	Example of Buffer Operation (2)	189
Figure 10.18	Cascaded Operation Setting Procedure	
Figure 10.19	Example of Cascaded Operation	190
Figure 10.20	Example of PWM Mode Setting Procedure	193
Figure 10.21	Example of PWM Mode Operation (1)	194
Figure 10.22	Example of PWM Mode Operation (2)	194
Figure 10.23	Example of PWM Mode Operation (3)	195
Figure 10.24	Example of Phase Counting Mode Setting Procedure	
Figure 10.25	Example of Phase Counting Mode 1 Operation	197
Figure 10.26	Example of Phase Counting Mode 2 Operation	198
Figure 10.27	Example of Phase Counting Mode 3 Operation	
Figure 10.28	Example of Phase Counting Mode 4 Operation	
Figure 10.29	Phase Counting Mode Application Example	
Figure 10.30	Procedure for Selecting the Reset-Synchronized PWM Mode	205

Figure 10.31	Reset-Synchronized PWM Mode Operation Example	
	(When the TOCR's OLSN = 1 and OLSP = 1)	206
Figure 10.32	Block Diagram of Channels 3 and 4 in Complementary PWM Mode	209
Figure 10.33	Example of Complementary PWM Mode Setting Procedure	211
Figure 10.34	Complementary PWM Mode Counter Operation	213
Figure 10.35	Example of Complementary PWM Mode Operation	215
Figure 10.36	Example of PWM Cycle Updating	
Figure 10.37	Example of Data Update in Complementary PWM Mode	219
Figure 10.38	Example of Initial Output in Complementary PWM Mode (1)	220
Figure 10.39	Example of Initial Output in Complementary PWM Mode (2)	221
Figure 10.40	Example of Complementary PWM Mode Waveform Output (1)	223
Figure 10.41	Example of Complementary PWM Mode Waveform Output (2)	223
Figure 10.42	Example of Complementary PWM Mode Waveform Output (3)	224
Figure 10.43	Example of Complementary PWM Mode 0% and 100% Waveform Output (1).	224
Figure 10.44	Example of Complementary PWM Mode 0% and 100% Waveform Output (2).	225
Figure 10.45	Example of Complementary PWM Mode 0% and 100% Waveform Output (3).	225
Figure 10.46	Example of Complementary PWM Mode 0% and 100% Waveform Output (4).	226
Figure 10.47	Example of Complementary PWM Mode 0% and 100% Waveform Output (5).	226
Figure 10.48	Example of Toggle Output Waveform Synchronized with PWM Output	227
Figure 10.49	Counter Clearing Synchronized with Another Channel	228
Figure 10.50	Example of Output Phase Switching by External Input (1)	230
Figure 10.51	Example of Output Phase Switching by External Input (2)	230
Figure 10.52	Example of Output Phase Switching by Means of UF, VF, WF Bit Settings (1)	231
Figure 10.53	Example of Output Phase Switching by Means of UF, VF, WF Bit Settings (2)	231
Figure 10.54	Count Timing in Internal Clock Operation	236
Figure 10.55	Count Timing in External Clock Operation	
Figure 10.56	Count Timing in External Clock Operation (Phase Counting Mode)	237
Figure 10.57	Output Compare Output Timing (Normal Mode/PWM Mode)	237
Figure 10.58	Output Compare Output Timing (Complementary PWM Mode/	
	Reset Synchronous PWM Mode)	238
Figure 10.59	Input Capture Input Signal Timing	238
Figure 10.60	Counter Clear Timing (Compare Match)	239
Figure 10.61	Counter Clear Timing (Input Capture)	239
Figure 10.62	Buffer Operation Timing (Compare Match)	
Figure 10.63	Buffer Operation Timing (Input Capture)	240
Figure 10.64	TGI Interrupt Timing (Compare Match)	241
Figure 10.65	TGI Interrupt Timing (Input Capture)	242
Figure 10.66	TCIV Interrupt Setting Timing	243
Figure 10.67	TCIU Interrupt Setting Timing	243
Figure 10.68	Timing for Status Flag Clearing by the CPU	
Figure 10.69	Timing for Status Flag Clearing by DTC Activation	244

Rev. 4.00 Dec 05, 2005 page xxxiii of xliv

Figure 10.70	Phase Difference, Overlap, and Pulse Width in Phase Counting Mode	245
Figure 10.71	Contention between TCNT Write and Clear Operations	246
Figure 10.72	Contention between TCNT Write and Increment Operations	247
Figure 10.73	Contention between TGR Write and Compare Match	248
Figure 10.74	Contention between Buffer Register Write and Compare Match (Channel 0)	249
Figure 10.75	Contention between Buffer Register Write and Compare Match	
	(Channels 3 and 4)	250
Figure 10.76	Contention between TGR Read and Input Capture	251
Figure 10.77	Contention between TGR Write and Input Capture	252
Figure 10.78	Contention between Buffer Register Write and Input Capture	253
Figure 10.79	TCNT_2 Write and Overflow/Underflow Contention with Cascade	
	Connection	254
Figure 10.80	Counter Value during Complementary PWM Mode Stop	255
Figure 10.81	Buffer Operation and Compare-Match Flags in Reset Sync PWM Mode	256
Figure 10.82	Reset Sync PWM Mode Overflow Flag	257
Figure 10.83	Contention between Overflow and Counter Clearing	258
Figure 10.84	Contention between TCNT Write and Overflow	259
Figure 10.85	Error Occurrence in Normal Mode, Recovery in Normal Mode	264
Figure 10.86	Error Occurrence in Normal Mode, Recovery in PWM Mode 1	265
Figure 10.87	Error Occurrence in Normal Mode, Recovery in PWM Mode 2	266
Figure 10.88	Error Occurrence in Normal Mode, Recovery in Phase Counting Mode	267
Figure 10.89	Error Occurrence in Normal Mode, Recovery in Complementary PWM Mode	268
Figure 10.90	Error Occurrence in Normal Mode, Recovery in Reset-Synchronous	
	PWM Mode	269
Figure 10.91	Error Occurrence in PWM Mode 1, Recovery in Normal Mode	270
Figure 10.92	Error Occurrence in PWM Mode 1, Recovery in PWM Mode 1	271
Figure 10.93	Error Occurrence in PWM Mode 1, Recovery in PWM Mode 2	272
Figure 10.94	Error Occurrence in PWM Mode 1, Recovery in Phase Counting Mode	273
Figure 10.95	Error Occurrence in PWM Mode 1, Recovery in Complementary PWM Mode .	274
Figure 10.96	Error Occurrence in PWM Mode 1, Recovery in Reset-Synchronous	
	PWM Mode	275
Figure 10.97	Error Occurrence in PWM Mode 2, Recovery in Normal Mode	276
Figure 10.98	Error Occurrence in PWM Mode 2, Recovery in PWM Mode 1	277
Figure 10.99	Error Occurrence in PWM Mode 2, Recovery in PWM Mode 2	278
Figure 10.100	Error Occurrence in PWM Mode 2, Recovery in Phase Counting Mode	279
Figure 10.101	Error Occurrence in Phase Counting Mode, Recovery in Normal Mode	280
Figure 10.102	Error Occurrence in Phase Counting Mode, Recovery in PWM Mode 1	281
Figure 10.103	Error Occurrence in Phase Counting Mode, Recovery in PWM Mode 2	282
Figure 10.104	Error Occurrence in Phase Counting Mode, Recovery in Phase	
	Counting Mode	283
Figure 10.105	Error Occurrence in Complementary PWM Mode, Recovery in Normal Mode	284

Rev. 4.00 Dec 05, 2005 page xxxiv of xliv

Figure 10.106	Error Occurrence in Complementary PWM Mode,	
	Recovery in PWM Mode 1	285
Figure 10.107	Error Occurrence in Complementary PWM Mode,	
	Recovery in Complementary PWM Mode	286
Figure 10.108	Error Occurrence in Complementary PWM Mode,	
	Recovery in Complementary PWM Mode	287
Figure 10.109	Error Occurrence in Complementary PWM Mode,	
	Recovery in Reset-Synchronous PWM Mode	288
Figure 10.110	Error Occurrence in Reset-Synchronous PWM Mode,	
	Recovery in Normal Mode	289
Figure 10.111	Error Occurrence in Reset-Synchronous PWM Mode,	
	Recovery in PWM Mode 1	290
Figure 10.112	Error Occurrence in Reset-Synchronous PWM Mode,	
	Recovery in Complementary PWM Mode	291
Figure 10.113	Error Occurrence in Reset-Synchronous PWM Mode,	
	Recovery in Reset-Synchronous PWM Mode	292
Figure 10.114	POE Block Diagram	294
Figure 10.115	Low-Level Detection Operation	300
Figure 10.116	Output-Level Detection Operation	301
Figure 10.117	Falling Edge Detection Operation	302

Section 11 Watchdog Timer

Figure 11.1	Block Diagram of WDT	304
Figure 11.2	Operation in Watchdog Timer Mode	310
Figure 11.3	Operation in Interval Timer Mode	311
Figure 11.4	Timing of Setting OVF	312
Figure 11.5	Timing of Setting WOVF	312
Figure 11.6	Writing to TCNT and TCSR	313
Figure 11.7	Writing to RSTCSR	
Figure 11.8	Contention between TCNT Write and Increment	315
Figure 11.9	Example of System Reset Circuit Using WDTOVF Signal	316

Section 12 Serial Communication Interface (SCI)

Figure 12.1	Block Diagram of SCI	318
Figure 12.2	Data Format in Asynchronous Communication (Example with 8-Bit Data,	
	Parity, Two Stop Bits)	340
Figure 12.3	Receive Data Sampling Timing in Asynchronous Mode	342
Figure 12.4	Relation between Output Clock and Transmit Data Phase	
	(Asynchronous Mode)	343
Figure 12.5	Sample SCI Initialization Flowchart	344

Figure 12.6	Example of Operation in Transmission in Asynchronous Mode	
	(Example with 8-Bit Data, Parity, One Stop Bit)	345
Figure 12.7	Sample Serial Transmission Flowchart	346
Figure 12.8	Example of SCI Operation in Reception (Example with 8-Bit Data, Parity,	
	One Stop Bit)	347
Figure 12.9	Sample Serial Reception Data Flowchart (1)	349
Figure 12.9	Sample Serial Reception Data Flowchart (2)	350
Figure 12.10	Example of Communication Using Multiprocessor Format	
	(Transmission of Data H'AA to Receiving Station A)	352
Figure 12.11	Sample Multiprocessor Serial Transmission Flowchart	353
Figure 12.12	Example of SCI Operation in Reception (Example with 8-Bit Data,	
	Multiprocessor Bit, One Stop Bit)	354
Figure 12.13	Sample Multiprocessor Serial Reception Flowchart (1)	355
Figure 12.13	Sample Multiprocessor Serial Reception Flowchart (2)	356
Figure 12.14	Data Format in Clocked Synchronous Communication (For LSB-First)	357
Figure 12.15	Sample SCI Initialization Flowchart	358
Figure 12.16	Sample SCI Transmission Operation in Clocked Synchronous Mode	359
Figure 12.17	Sample Serial Transmission Flowchart	360
Figure 12.18	Example of SCI Operation in Reception	361
Figure 12.19	Sample Serial Reception Flowchart	362
Figure 12.20	Sample Flowchart of Simultaneous Serial Transmit and Receive Operations	364
Figure 12.21	Example of Clocked Synchronous Transmission with DTC	367

Section 13 A/D Converter

Figure 13.1	Block Diagram of A/D Converter (For One Module)	370
Figure 13.2	A/D Conversion Timing	379
Figure 13.3	External Trigger Input Timing	381
Figure 13.4	Definitions of A/D Conversion Accuracy	383
Figure 13.5	Definitions of A/D Conversion Accuracy	383
Figure 13.6	Example of Analog Input Circuit	384
Figure 13.7	Example of Analog Input Protection Circuit	386
Figure 13.8	Analog Input Pin Equivalent Circuit	386

Section 14 Compare Match Timer (CMT)

Figure 14.1	CMT Block Diagram	387
Figure 14.2	Counter Operation	391
Figure 14.3	Count Timing	391
Figure 14.4	CMF Set Timing	392
Figure 14.5	Timing of CMF Clear by the CPU	393
Figure 14.6	CMCNT Write and Compare Match Contention	393
Figure 14.7	CMCNT Word Write and Increment Contention	394

Rev. 4.00 Dec 05, 2005 page xxxvi of xliv

Figure 14.8	CMCNT Byte Write and Increment Contention	395
Section 15 N	Aotor Management Timer (MMT)	
Figure 15.1	Block Diagram of MMT	398
Figure 15.2	Sample Operating Mode Setting Procedure	407
Figure 15.3	Example of TCNT Count Operation	408
Figure 15.4	Examples of Counter and Register Operations	
Figure 15.5	Example of PWM Waveform Generation	413
Figure 15.6	Example of TCNT Counter Clearing	414
Figure 15.7	Example of Toggle Output Waveform Synchronized with PWM Cycle	415
Figure 15.8	Count Timing	417
Figure 15.9	TCNT Counter Clearing Timing	417
Figure 15.10	TDCNT Operation Timing	418
Figure 15.11	Buffer Operation Timing	419
Figure 15.12	TGI Interrupt Timing	420
Figure 15.13	Timing of Status Flag Clearing by CPU	
Figure 15.14	Timing of Status Flag Clearing by DTC Controller	421
Figure 15.15	Contention between Buffer Register Write and Compare Match	422
Figure 15.16	Contention between Compare Register Write and Compare Match	423
Figure 15.17	Writing into Timer General Registers (When One Cycle is Not Output)	424
Figure 15.18	Block Diagram of POE	426
Figure 15.19	Low Level Detection Operation	430

Section 17 I/O Ports

Figure 17.1	Port A	449
Figure 17.2	Port B	451
Figure 17.3	Port E	453
Figure 17.4	Port F	456
Figure 17.5	Port G	457

Section 18 Flash Memory (F-ZTAT Version)

Figure 18.1	Block Diagram of Flash Memory	460
Figure 18.2	Flash Memory State Transitions	461
Figure 18.3	Boot Mode	462
Figure 18.4	User Program Mode	463
Figure 18.5	Flash Memory Block Configuration	464
Figure 18.6	Programming/Erasing Flowchart Example in User Program Mode	473
Figure 18.7	Flowchart for Flash Memory Emulation in RAM	474
Figure 18.8	Example of RAM Overlap Operation (RAM[2:0] = b'000)	475
Figure 18.9	Program/Program-Verify Flowchart	477
Figure 18.10	Erase/Erase-Verify Flowchart	479

Rev. 4.00 Dec 05, 2005 page xxxvii of xliv

Figure 18.11	Power-On/Off Timing (Boot Mode)	485
Figure 18.12	Power-On/Off Timing (User Program Mode)	486
Figure 18.13	Mode Transition Timing	
	(Example: Boot Mode \rightarrow User Mode \rightarrow User Program Mode)	487
Section 19 M	Aask ROM	
Figure 19.1	Mask ROM Block Diagram (SH7148)	489
Figure 19.2	Mask ROM Block Diagram (SH7048)	489
Section 21 P	Power-Down Modes	
Figure 21.1	Mode Transition Diagram	495
Figure 21.2	NMI Timing in Software Standby Mode	504
Section 22 E	lectrical Characteristics	
Figure 22.1	Output Load Circuit	511
Figure 22.2	System Clock Timing	
Figure 22.3	EXTAL Clock Input Timing	
Figure 22.4	Oscillation Settling Time	
Figure 22.5	Reset Input Timing	
Figure 22.6	Reset Input Timing	515
Figure 22.7	Interrupt Signal Input Timing	516
Figure 22.8	Interrupt Signal Output Timing	516
Figure 22.9	MTU Input/Output timing	
Figure 22.10	MTU Clock Input Timing	518
Figure 22.11	I/O Port Input/Output timing	519
Figure 22.12	WDT Timing	520
Figure 22.13	SCI Input Timing	521
Figure 22.14	SCI Input/Output Timing	522
Figure 22.15	MMT Input/Output Timing	523
Figure 22.16	POE Input/Output Timing	524
Figure 22.17	External Trigger Input Timing	525
Figure 22.18	UBC Trigger Timing	526

Appendix D Package Dimensions

Figure D.1	PRQP0080JD-A	560
------------	--------------	-----

Rev. 4.00 Dec 05, 2005 page xxxviii of xliv



Tables

Section 2	CPU	
Table 2.1	Initial Values of Registers	12
Table 2.2	Sign Extension of Word Data	14
Table 2.3	Delayed Branch Instructions	15
Table 2.4	T Bit	15
Table 2.5	Immediate Data Accessing	16
Table 2.6	Absolute Address Accessing	16
Table 2.7	Displacement Accessing	17
Table 2.8	Addressing Modes and Effective Addresses	17
Table 2.9	Instruction Formats	21
Table 2.10	Classification of Instructions	24
Section 3	MCU Operating Modes	
Table 3.1	Selection of Operating Modes	39
Table 3.2	Maximum Operating Clock Frequency for Each Clock Mode	40
Table 3.3	Operating Mode Pin Configuration	40
Section 4	Clock Pulse Generator	
Table 4.1	Damping Resistance Values	48
Table 4.2	Crystal Resonator Characteristics	48
Section 5	Exception Processing	
Table 5.1	Types of Exception Processing and Priority	53
Table 5.2	Timing for Exception Source Detection and Start of Exception Processing	54
Table 5.3	Exception Processing Vector Table	55
Table 5.4	Calculating Exception Processing Vector Table Addresses	56
Table 5.5	Reset Status	57
Table 5.6	Bus Cycles and Address Errors	59
Table 5.7	Interrupt Sources	60
Table 5.8	Interrupt Priority	61
Table 5.9	Types of Exceptions Triggered by Instructions	62
Table 5.10	Generation of Exception Sources Immediately after a Delayed Branch	
	Instruction or Interrupt-Disabled Instruction	64
Table 5.11	Stack Status after Exception Processing Ends	65
Section 6	Interrupt Controller (INTC)	
Table 6.1	Pin Configuration	69
Table 6.2	Interrupt Exception Processing Vectors and Priorities	80

RENESAS

Rev. 4.00 Dec 05, 2005 page xxxix of xliv

Table 6.3	Interrupt Response Time	86
Section 8 I	Data Transfer Controller (DTC)	
Table 8.1	Interrupt Sources, DTC Vector Addresses, and Corresponding DTEs	116
Table 8.2	Normal Mode Register Functions	119
Table 8.3	Repeat Mode Register Functions	120
Table 8.4	Block Transfer Mode Register Functions	121
Table 8.5	Execution State of DTC	124
Table 8.6	State Counts Needed for Execution State	124
Section 9 I	Bus State Controller (BSC)	
Table 9.1	Address Map	130
Table 9.2	On-chip Peripheral I/O Register Access	
Section 10	Multi-Function Timer Pulse Unit (MTU)	
Table 10.1	MTU Functions	134
Table 10.2	MTU Pins	
Table 10.2	CCLR0 to CCLR2 (channels 0, 3, and 4)	
Table 10.4	CCLR0 to CCLR2 (channels 1 and 2)	
Table 10.5	TPSC0 to TPSC2 (channel 0)	
Table 10.6	TPSC0 to TPSC2 (channel 1).	
Table 10.7	TPSC0 to TPSC2 (channel 2).	
Table 10.8	TPSC0 to TPSC2 (channels 3 and 4)	
Table 10.9	MD0 to MD3	145
Table 10.10	TIORH_0 (channel 0)	148
Table 10.11	TIORH_0 (channel 0)	149
Table 10.12	TIORL_0 (channel 0)	150
Table 10.13	TIORL_0 (channel 0)	151
Table 10.14	TIOR_1 (channel 1)	152
Table 10.15	TIOR_1 (channel 1)	153
Table 10.16	TIOR_2 (channel 2)	154
Table 10.17	TIOR_2 (channel 2)	155
Table 10.18	TIORH_3 (channel 3)	156
Table 10.19	TIORH_3 (channel 3)	157
	TIORL_3 (channel 3)	
	TIORL_3 (channel 3)	
	TIORH_4 (channel 4)	
	TIORH_4 (channel 4)	
	TIORL_4 (channel 4)	
	TIORL_4 (channel 4)	
Table 10.26	Output Level Select Function	173

Rev. 4.00 Dec 05, 2005 page xl of xliv

Table 10.27	Output Level Select Function	174
Table 10.28	Output level Select Function	176
Table 10.29	Register Combinations in Buffer Operation	186
Table 10.30	Cascaded Combinations	189
Table 10.31	PWM Output Registers and Output Pins	192
Table 10.32	Phase Counting Mode Clock Input Pins	196
Table 10.33	Up/Down-Count Conditions in Phase Counting Mode 1	197
Table 10.34	Up/Down-Count Conditions in Phase Counting Mode 2	198
Table 10.35	Up/Down-Count Conditions in Phase Counting Mode 3	199
Table 10.36	Up/Down-Count Conditions in Phase Counting Mode 4	200
Table 10.37	Output Pins for Reset-Synchronized PWM Mode	203
Table 10.38	Register Settings for Reset-Synchronized PWM Mode	203
Table 10.39	Output Pins for Complementary PWM Mode	207
Table 10.40	Register Settings for Complementary PWM Mode	208
Table 10.41	Registers and Counters Requiring Initialization	216
Table 10.42	MTU Interrupts	234
Table 10.43	Mode Transition Combinations	262
Table 10.44	Pin Configuration	295
Table 10.45	Pin Combinations	295

Section 11 Watchdog Timer

Table 11.1	Pin Configuration	304
Table 11.2	WDT Interrupt Source (in Interval Timer Mode)	313

Section 12 Serial Communication Interface (SCI)

Table 12.1	Pin Configuration	319
Table 12.2	Relationships between N Setting in BRR and Effective Bit Rate B ₀	328
Table 12.3	BRR Settings for Various Bit Rates (Asynchronous Mode) (1)	329
Table 12.3	BRR Settings for Various Bit Rates (Asynchronous Mode) (2)	330
Table 12.3	BRR Settings for Various Bit Rates (Asynchronous Mode) (3)	331
Table 12.3	BRR Settings for Various Bit Rates (Asynchronous Mode) (4)	332
Table 12.4	Maximum Bit Rate for Each Frequency when Using Baud Rate Generator	
	(Asynchronous Mode)	333
Table 12.5	Maximum Bit Rate with External Clock Input (Asynchronous Mode)	334
Table 12.6	BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (1)	335
Table 12.6	BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (2)	336
Table 12.6	BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (3)	337
Table 12.6	BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (4)	338
Table 12.7	Maximum Bit Rate with External Clock Input (Clocked Synchronous Mode)	339
Table 12.8	Serial Transfer Formats (Asynchronous Mode)	341
Table 12.9	SSR Status Flags and Receive Data Handling	348

Rev. 4.00 Dec 05, 2005 page xli of xliv

Table 12.10	SCI Interrupt Sources	365
-------------	-----------------------	-----

Section 13 A/D Converter

Table 13.1	Pin Configuration	371
	Channel Select List	
Table 13.3	A/D Conversion Time (Single Mode)	380
Table 13.4	A/D Conversion Time (Scan Mode)	380
Table 13.5	A/D Converter Interrupt Source	381
Table 13.6	Analog Pin Specifications	386

Section 15 Motor Management Timer (MMT)

Table 15.1	Pin Configuration	399
Table 15.2	Initial Values of TBRU to TBRW and Initial Output	412
Table 15.3	Relationship between A/D Conversion Start Timing and Operating Mode	415
Table 15.4	MMT Interrupt Sources	416
Table 15.5	Pin Configuration	427

Section 16 Pin Function Controller (PFC)

433
434
434
435
435
436

Section 17 I/O Ports

Table 17.1	Port A Data Register L (PADRL) Read/Write Operations	451
Table 17.2	Port B Data Register (PBDR) Read/Write Operations	452
Table 17.3	Port E Data Registers H and L (PEDRH and PEDRL) Read/Write Operations	455
Table 17.4	Port F Data Register (PFDR) Read/Write Operations	457
Table 17.5	Port G Data Register (PGDR) Read/Write Operations	458

Section 18 Flash Memory (F-ZTAT Version)

Table 18.1	Differences between Boot Mode and User Program Mode	461
Table 18.2	Pin Configuration	465
Table 18.3	Setting On-Board Programming Modes	470
Table 18.4	Boot Mode Operation	472
Table 18.5	Peripheral Clock (Po) Frequencies for which Automatic Adjustment of LSI Bit	
	Rate is Possible	472

Section 21	Power-Down Modes		
Table 21.1	Internal Operation States in Each Mode 494		
Table 21.2	Pin Configuration		
Section 22	Electrical Characteristics		
Table 22.1	Absolute Maximum Ratings 507		
Table 22.2	DC Characteristics		
Table 22.3	Permitted Output Current Values		
Table 22.4	Clock Timing		
Table 22.5	Control Signal Timing 514		
Table 22.6	Multi-Function Timer Pulse Unit Timing 517		
Table 22.7	I/O Port Timing 519		
Table 22.8	Vatchdog Timer Timing 520		
Table 22.9	Serial Communication Interface Timing		
Table 22.10	Motor Management Timer Timing		
Table 22.11	Port Output Enable (POE) Timing		
Table 22.12	A/D Converter Timing		
Table 22.13	UBC Trigger Timing		
Table 22.14	A/D Converter Characteristics		
Table 22.15	Flash Memory Characteristics		

Appendix B Pin States

Table B.1	Pin States	557

Rev. 4.00 Dec 05, 2005 page xliii of xliv





Section 1 Overview

The SH7046 Group single-chip RISC (Reduced Instruction Set Computer) microprocessors integrate a Renesas-original RISC CPU core with peripheral functions required for system configuration.

The SH7046 Group CPU has a RISC-type instruction set. Most instructions can be executed in one state (one system clock cycle), which greatly improves instruction execution speed. In addition, the 32-bit internal-bus architecture enhances data processing power. With this CPU, it has become possible to assemble low cost, high performance/high-functioning systems, even for applications that were previously impossible with microprocessors, such as real-time control, which demands high speeds.

In addition, the SH7046 Group includes on-chip peripheral functions necessary for system configuration, such as large-capacity ROM and RAM, timers, a serial communication interface (SCI), an A/D converter, an interrupt controller (INTC), and I/O ports.

There are two versions of on-chip ROM: F-ZTAT[™] (Flexible Zero Turn Around Time) that includes flash memory, and mask ROM. The flash memory can be programmed with a programmer that supports SH7046 Group programming, and can also be programmed and erased by software. This enables LSI chip to be re-programmed at a user-site while mounted on a board.

1.1 Features

- Central processing unit with an internal 32-bit RISC (Reduced Instruction Set Computer) architecture
 - Instruction length: 16-bit fixed length for improved code efficiency
 - Load-store architecture (basic operations are executed between registers)
 - Sixteen 32-bit general registers
 - Five-stage pipeline
 - On-chip multiplier: multiplication operations (32 bits × 32 bits → 64 bits) executed in two to four cycles
 - C language-oriented 62 basic instructions
- Various peripheral functions
 - Data transfer controller (DTC)
 - Multifunction timer/pulse unit (MTU)
 - Motor management timer(MMT)
 - Compare match timer (CMT)

- Watchdog timer (WDT)
- Asynchronous or clocked synchronous serial communication interface(SCI)
- 10-bit A/D converter
- Clock pulse generator
- User break controller (UBC)*

Note: * Supported only for flash memory version.

• On-chip memory

ROM	Model	ROM	RAM	Remarks
Flash memory Version	HD64F7046	256 kbytes	12 kbytes	
Mask ROM Version	HD6437048/ HD6437148	128 kbytes/ 64 kbytes	4 kbytes	

• Maximum operating frequency and operating temperature range

peripheral Operating temperature range (°C)
0, 40) -20 to +75
0, 40) -40 to +85

• I/O ports

Model	No. of I/O Pins	No. of Input-only Pins
HD64F7046/HD6437148/ HD6437048	42	12

- Supports various power-down states
- Compact package

Model	Package	(Code)	Body Size	Pin Pitch
HD64F7046/HD6437148/ HD6437048	QFP-80	FP-80Q	14.0 × 14.0 mm	0.65 mm

1.2 Internal Block Diagram




Figure 1.1 Internal Block Diagram of SH7046

Overview

Section 1

1.3 Pin Arrangement




Figure 1.2 SH7046 Pin Arrangement

Туре	Symbol	I/O	Name	Function
Power Supply	VCC	Input	Power supply	Power supply pins. Connect all these pins to the system power supply. The chip does not operate normally when some of these pins are open.
	VSS	Input	Ground	Ground pins. Connect all these pins to the system power supply (0 V). The chip does not operate normally when some of these pins are open.
	VCL	Output	Power supply for internal power-down	External capacitance pins for internal power-down power supply. Connect this pins to VSS via a $0.47 \ \mu F \ (-10\%/+100\%)$ capacitor (placed close to the pin).
Clock	PLLVCL	Output	Power supply for PLL	External capacitance pin for internal power-down power supply for an on-chip PLL oscillator. Connect this pin to PLLVSS via a $0.47 \ \mu F$ (-10%/+100%) capacitor (placed close to the pin).
	PLLVSS	Input	Ground for PLL	On-chip PLL oscillator ground pin.
	PLLCAP	Input	Capacitance for PLL	External capacitance pin for an on-chip PLL oscillator.
	EXTAL	Input	External clock	For connection to a crystal resonator. (An external clock can be supplied from the EXTAL pin.) For examples of crystal resonator connection and external clock input, see section 4, Clock Pulse Generator.
	XTAL	Input	Crystal	For connection to a crystal resonator. For examples of crystal resonator connection and external clock input, see section 4, Clock Pulse Generator.

1.4 Pin Functions

Туре	Symbol	I/O	Name	Function
Operating mode control	MD3 MD2 MD1 MD0	Input	Set the mode	Set the operating mode. Inputs at these pins should not be changed during operation.
	FWP	Input	Protection against write operation into Flash memory	Pin for the flash memory. This pin is only used in the flash memory version. Writing or erasing of flash memory can be protected. This pin becomes the Vcc pin for the mask ROM version.
System control	RES	Input	Power on reset	When this pin is driven low, the chip becomes to power on reset state.
	MRES	Input	Manual reset	When this pin is driven low, the chip becomes to manual reset state.
	WDTOVF	Output	Watchdog timer overflow	Output signal for the watchdog timer overflow. If this pin need to be pulled-down, use the resistor larger than 1 M Ω to pull the pin down.
Interrupts	NMI	Input	Non- maskable interrupt	Non-maskable interrupt pin. If this pin is not used, it should be fixed high.
	IRQ3 IRQ2 IRQ1 IRQ0	Input	Interrupt request 3 to 0	These pins request a maskable interrupt. One of the level input or edge input can be selected. In case of the edge input, one of the rising edge, falling edge, or both can be selected.
	IRQOUT	Output	Interrupt request output	Shows that an interrupt cause has occurred.
Multi function timer-pulse unit (MTU)	TCLKA TCLKB TCLKC TCLKD	Input	External clock input for MTU timer	These pins input an external clock.
	TIOC0A TIOC0B TIOC0C TIOC0D	Input/ Output	MTU input capture/output compare (channel 0)	The TGRA_0 to TGRD_0 input capture input/output compare output/PWM output pins.
	TIOC1A TIOC1B	Input/ Output	MTU input capture/output compare (channel 1)	The TGRA_1 to TGRB_1 input capture input/output compare output/PWM output pins.

Туре	Symbol	I/O	Name	Function
Multi function timer-pulse unit (MTU)	TIOC2A TIOC2B	Input/ Output	MTU input capture/output compare (channel 2)	The TGRA_2 to TGRB_2 input capture input/output compare output/PWM output pins.
	TIOC3A TIOC3B TIOC3C TIOC3D	Input/ Output	MTU input capture/output compare (channel 3)	The TGRA_3 to TGRD_3 input capture input/output compare output/PWM output pins.
	TIOC4A TIOC4B TIOC4C TIOC4D	Input/ Output	MTU input capture/output compare (channel 4)	The TGRA_4 to TGRD_4 input capture input/output compare output/PWM output pins.
Serial com- munication	TxD2 TxD3	Output	Transmitted data	Data output pins.
Interface (SCI)	RxD2 RxD3	Input	Received data	Data input pins.
	SCK2 SCK3	Input/ Output	Serial clock	Clock input/output pins.
Motor managemen	PUOA	Output	U-phase of PWM	U-phase output pin for 6-phase non- overlap PWM waveforms.
t timer (MMT)	PUOB	Output	U-phase of PWM	U-phase output pin for 6-phase non- overlap PWM waveforms.
	PVOA	Output	V-phase of PWM	V-phase output pin for 6-phase non- overlap PWM waveforms.
	PVOB	Output	∇-phase of PWM	V-phase output pin for 6-phase non- overlap PWM waveforms.
	PWOA	Output	W-phase of PWM	W-phase output pin for 6-phase non- overlap PWM waveforms.
	PWOB	Output	W-phase of PWM	\overline{W} -phase output pin for 6-phase non-overlap PWM waveforms.
	PCIO	Input/ Output	PWM control	Counter clear input pin by external input or output pin for toggle synchronized with PWM period.
Output control for MTU and MMT	POE6 to POE0	Input	Port output control	Input pins for the signal to request the output pins of MTU or MMT to become high impedance state.

Туре	Symbol	I/O	Name	Function
A/D converter	AN19 to AN8	Input	Analog input pins	Analog input pins.
	ADTRG	Input	Input of trigger for A/D conversion	Pin for input of an external trigger to start A/D conversion
	AVCC	supply When the A/D converter is not a connect this pin to the system p supply (+5 V). Connect all AVC the power supply. The chip doe operate normally when some of		Power supply pin for the A/D converter. When the A/D converter is not used, connect this pin to the system power supply (+5 V). Connect all AVCC pins to the power supply. The chip does not operate normally when some of these pins are open.
	AVSS	Input	Analog ground	The ground pin for the A/D converter. Connect this pin to the system power supply (0 V). Connect all AVSS pins to the system power supply The chip does not operate normally when some of these pins are open.
I/O ports	PA15 to PA0	Input/ Output	General purpose port	16-bits general purpose input/output pins
	PB5 to PB2	Input/ Output	General purpose port	4-bits general purpose input/output pins.
	PE21 to PE0	Input/ Output	General purpose port	22-bits general purpose input/output pins.
	PF15 to PF8	Input	General purpose port	8-bits general purpose input pins.
	PG3 to PG0	Input	General purpose port	4-bits general purpose input pins.
User break controller (UBC) (flash version only)	UBCTRG	Output	User break trigger output	UBC condition match trigger output pin.

Section 2 CPU

2.1 Features

- General-register architecture
 - Sixteen 32-bit general registers
- Sixty-two basic instructions
- Eleven addressing modes
 - Register direct [Rn]
 - Register indirect [@Rn]
 - Register indirect with post-increment [@Rn+]
 - Register indirect with pre-decrement [@-Rn]
 - Register indirect with displacement [@disp:4,Rn]
 - Register indirect with index [@R0, Rn]
 - GBR indirect with displacement [@disp:8,GBR]
 - GBR indirect with index [@R0,GBR]
 - Program-counter relative with displacement [@disp:8,PC]
 - Program-counter relative [disp:8/disp:12/Rn]
 - Immediate [#imm:8]

2.2 Register Configuration

The register set consists of sixteen 32-bit general registers, three 32-bit control registers, and four 32-bit system registers.

2.2.1 General Registers (Rn)

The sixteen 32-bit general registers (Rn) are numbered R0–R15. General registers are used for data processing and address calculation. R0 is also used as an index register. Several instructions have R0 fixed as their only usable register. R15 is used as the hardware stack pointer (SP). Saving and recovering the status register (SR) and program counter (PC) in exception processing is accomplished by referencing the stack using R15.

R0*1
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15, SP (hardware stack pointer)*2
31 0 GBR GBR Vector base register (VBR) 0 31 0 VBR 0
Multiply-accumulate register (MAC) 31 0 MACH
MACL
Procedure register (PR)
31 0
PR
Program counter (PC)
31 0
PC

Figure 2.1 CPU Internal Registers

2.2.2 Control Registers

The control registers consist of three 32-bit registers: status register (SR), global base register (GBR), and vector base register (VBR). The status register indicates processing states. The global base register functions as a base address for the indirect GBR addressing mode to transfer data to the registers of on-chip peripheral modules. The vector base register functions as the base address of the exception processing vector area (including interrupts).

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to	_	All 0	R/W	Reserved
10				These bits are always read as 0. The write value should always be 0.
9	М	Undefined	R/W	Used by the DIV0U, DIV0S, and DIV1 instructions.
8	Q	Undefined	R/W	Used by the DIV0U, DIV0S, and DIV1 instructions.
7 to 4	13 to 10	All 1	R/W	Interrupt mask bits.
3, 2		All 0	R/W	Reserved
				These bits are always read as 0. The write value should always be 0.
1	S	Undefined	R/W	S bit
				Used by the MAC instruction.
0	Т	Undefined	R/W	T bit
				The MOVT, CMP/cond, TAS, TST, BT (BT/S), BF (BF/S), SETT, and CLRT instructions use the T bit to indicate true (1) or false (0).
				The ADDV, ADDC, SUBV, SUBC, DIV0U, DIV0S, DIV1, NEGC, SHAR, SHAL, SHLR, SHLL, ROTR, ROTL, ROTCR, and ROTCL instructions also use the T bit to indicate carry/borrow or overflow/underflow.

Status Register (SR):

Global Base Register (GBR): Indicates the base address of the indirect GBR addressing mode. The indirect GBR addressing mode is used in data transfer for on-chip peripheral modules register areas and in logic operations.

Vector Base Register (VBR): Indicates the base address of the exception processing vector area.

2.2.3 System Registers

System registers consist of four 32-bit registers: high and low multiply and accumulate registers (MACH and MACL), the procedure register (PR), and the program counter (PC).

Multiply-and-Accumulate Registers (MAC): Registers to store the results of multiply-and-accumulate operations.

Procedure Register (PR): Registers to store the return address from a subroutine procedure.

Program Counter (PC): Registers to indicate the sum of current instruction addresses and four, that is, the address of the second instruction after the current instruction.

2.2.4 Initial Values of Registers

Table 2.1 lists the values of the registers after reset.

Classification Register		Initial Value	
General registers	R0–R14	Undefined	
	R15 (SP)	Value of the stack pointer in the vector address table	
Control registers	SR	Bits I3–I0 are 1111 (H'F), reserved bits are 0, and other bits are undefined	
	GBR	Undefined	
	VBR	H'0000000	
System registers	MACH, MACL, PR	Undefined	
	PC	Value of the program counter in the vector address table	

Table 2.1Initial Values of Registers



2.3 Data Formats

2.3.1 Data Format in Registers

Register operands are always longwords (32 bits). If the size of memory operand is a byte (8 bits) or a word (16 bits), it is changed into a longword by expanding the sign-part when loaded into a register.




Figure 2.2 Data Format in Registers

2.3.2 Data Formats in Memory

Memory data formats are classified into bytes, words, and longwords. Byte data can be accessed from any address. Locate, however, word data at an address 2n, longword data at 4n. Otherwise, an address error will occur if an attempt is made to access word data starting from an address other than 2n or longword data starting from an address other than 4n. In such cases, the data accessed cannot be guaranteed. The hardware stack area, pointed by the hardware stack pointer (SP, R15), uses only longword data starting from address 4n because this area holds the program counter and status register.




Figure 2.3 Data Formats in Memory

2.3.3 Immediate Data Format

Byte (8 bit) immediate data resides in an instruction code. Immediate data accessed by the MOV, ADD, and CMP/EQ instructions is sign-extended and handled in registers as longword data. Immediate data accessed by the TST, AND, OR, and XOR instructions is zero-extended and handled as longword data. Consequently, AND instructions with immediate data always clear the upper 24 bits of the destination register.

Word or longword immediate data is not located in the instruction code, but instead is stored in a memory table. An immediate data transfer instruction (MOV) accesses the memory table using the PC relative addressing mode with displacement.

2.4 Instruction Features

2.4.1 RISC-Type Instruction Set

All instructions are RISC type. This section details their functions.

16-Bit Fixed Length: All instructions are 16 bits long, increasing program code efficiency.

One Instruction per State: The microprocessor can execute basic instructions in one state using the pipeline system. One state is 25 ns at 40 MHz.

Data Length: Longword is the standard data length for all operations. Memory can be accessed in bytes, words, or longwords. Byte or word data accessed from memory is sign-extended and handled as longword data. Immediate data is sign-extended for arithmetic operations or zero-extended for logic operations. It also is handled as longword data.

Table 2.2 Sign Extension of Word Data

CPU of This LSI		Description	Example of Conventional CPU		
MOV.W	@(disp,PC),R1	Data is sign-extended to 32	ADD.W	#H'1234,R0	
ADD	R1,R0	bits, and R1 becomes H'00001234. It is next operated			
	• • • • • • • • • •	upon by an ADD instruction.			
.DATA.W	Н'1234				

Note: @(disp, PC) accesses the immediate data.

Load-Store Architecture: Basic operations are executed between registers. For operations that involve memory access, data is loaded to the registers and executed (load-store architecture). Instructions such as AND that manipulate bits, however, are executed directly in memory.

Delayed Branch Instructions: Unconditional branch instructions are delayed branch instructions. With a delayed branch instruction, the branch is taken after execution of the instruction following the delayed branch instruction. This reduces the disturbance of the pipeline control in case of branch instructions. There are two types of conditional branch instructions: delayed branch instructions and ordinary branch instructions.

CPU of This LSI		Description	Example of Conventional CPL	
BRA	TRGET	Executes the ADD before	ADD.W	R1,R0
ADD	R1,R0	branching to TRGET.	BRA	TRGET

Table 2.3 Delayed Branch Instructions

Multiply/Multiply-and-Accumulate Operations: 16-bit × 16-bit → 32-bit multiply operations are executed in one to two states. 16-bit × 16-bit + 64-bit → 64-bit multiply-and-accumulate operations are executed in two to three states. 32-bit × 32-bit → 64-bit multiply and 32-bit × 32-bit + 64-bit → 64-bit multiply-and-accumulate operations are executed in two to four states.

T Bit: The T bit in the status register changes according to the result of the comparison. Whether a conditional branch is taken or not taken depends upon the T bit condition (true/false). The number of instructions that change the T bit is kept to a minimum to improve the processing speed.

CPU of This LSI		Description	Example of Conventional CPU		
CMP/GE	R1,R0	T bit is set when $R0 \ge R1$. The	CMP.W	R1,R0	
BT	TRGET0	program branches to TRGET0 when R0 ≥ R1 and to TRGET1	BGE	TRGET0	
BF	TRGET1	when $R0 < R1$.	BLT	TRGET1	
ADD	#−1,R0	T bit is not changed by ADD.	SUB.W	#1,R0	
CMP/EQ	#0,R0	T bit is set when R0 = 0. The program branches if R0 = 0.	BEQ	TRGET	
BT	TRGET	program branches if NO = 0.			

Table 2.4 T Bit

Renesas

Immediate Data: Byte (8-bit) immediate data is located in an instruction code. Word or longword immediate data is not located in instruction codes but in a memory table. An immediate data transfer instruction (MOV) accesses the memory table using the PC relative addressing mode with displacement.

Classification	CPU of This LSI		Example of Conventional CPU	
8-bit immediate	MOV	#H'12,R0	MOV.B	#H'12,R0
16-bit immediate	MOV.W	@(disp,PC),R0	MOV.W	#H'1234,R0
	.DATA.W	Н'1234		
32-bit immediate	MOV.L	@(disp,PC),R0	MOV.L	#H'12345678,R0
	.DATA.L	Н'12345678		

Table 2.5 Immediate Data Accessing

Note: @(disp, PC) accesses the immediate data.

Absolute Address: When data is accessed by absolute address, the value in the absolute address is placed in the memory table in advance. That value is transferred to the register by loading the immediate data during the execution of the instruction, and the data is accessed in the indirect register addressing mode.

Table 2.6 Absolute Address Accessing

	Classification CPU of This LSI		Example of Conventional CPU	
MOV.L	@(disp,PC),R1	MOV.B	@H'12345678,R0	
MOV.B	@R1,R0			
.DATA.L	Н'12345678			
]	MOV.B .DATA.L	MOV.B @R1,R0 	MOV.B @R1,R0	

Note: @(disp,PC) accesses the immediate data.

16-Bit/32-Bit Displacement: When data is accessed by 16-bit or 32-bit displacement, the displacement value is placed in the memory table in advance. That value is transferred to the register by loading the immediate data during the execution of the instruction, and the data is accessed in the indirect indexed register addressing mode.

Classification	CPU of Thi	CPU of This LSI		Example of Conventional CPU	
16-bit displacement	MOV.W	@(disp,PC),R0	MOV.W	@(H'1234,R1),R2	
	MOV.W	@(R0,R1),R2			
	.DATA.W	Н'1234			


Note: @(disp,PC) accesses the immediate data.

2.4.2 Addressing Modes

Table 2.8 describes addressing modes and effective address calculation.

Table 2.8 Addressing Modes and Effective Addresses

Addressing Mode	Instruction Format	Effective Address Calculation	Equation
Direct register addressing	Rn	The effective address is register Rn. (The operand is the contents of register Rn.)	_
Indirect register addressing	@Rn	The effective address is the contents of register Rn. Rn Rn	Rn
Post-increment indirect register addressing	@Rn+	The effective address is the contents of register Rn. A constant is added to the content of Rn after the instruction is executed. 1 is added for a byte operation, 2 for a word operation, and 4 for a longword operation. Rn Rn Rn Rn Rn Rn Rn Rn R	Rn (After the instruction executes) Byte: Rn + 1 \rightarrow Rn Word: Rn + 2 \rightarrow Rn Longword: Rn + 4 \rightarrow Rn



Addressing Mode	Instruction Format	Effective Address Calculation	Equation
Indirect GBR addressing with displacement	@(disp:8, GBR)	The effective address is the sum of GBR value and an 8-bit displacement (disp). The value of disp is zero-extended, and remains unchanged for a byte operation, is doubled for a word operation, and is quadrupled for a longword operation.	Byte: GBR + disp Word: GBR + disp × 2
		GBR $(zero-extended)$ $(zero-extended)$ $(zero-extended)$ $(zero-extended)$	Longword: GBR + disp × 4
Indiract	0/20		
Indirect indexed GBR	@(R0, GBR)	The effective address is the sum of GBR value and R0.	GBR + R0
addressing		GBR	
		+ GBR + R0	
		R0	
Indirect PC addressing with displacement	@(disp:8, PC)	The effective address is the sum of PC value and an 8-bit displacement (disp). The value of disp is zero-extended, and is doubled for a word operation, and quadrupled for a longword operation. For a longword operation, the lowest two bits of the PC value are masked.	Word: PC + disp × 2 Longword: PC & H'FFFFFFFC + disp × 4
		PC (for longword)	
		H'FFFFFC disp (zero-extended)	

Addressing Mode	Instruction Format	Effective Address Calculation	Equation
PC relative addressing	disp:8	The effective address is the sum of PC value and the value that is obtained by doubling the sign- extended 8-bit displacement (disp). PC disp (sign-extended)	PC + disp × 2
	disp:12	The effective address is the sum of PC value and the value that is obtained by doubling the sign- extended 12-bit displacement (disp). PC disp (sign-extended) 2	PC + disp × 2
	Rn	The effective address is the sum of the register PC and Rn. PC + + PC + Rn Rn	PC + Rn
Immediate addressing	#imm:8	The 8-bit immediate data (imm) for the TST, AND, OR, and XOR instructions is zero-extended.	
	#imm:8	The 8-bit immediate data (imm) for the MOV, ADD, and CMP/EQ instructions is sign-extended.	_
	#imm:8	The 8-bit immediate data (imm) for the TRAPA instruction is zero-extended and then quadrupled.	

2.4.3 Instruction Format

The instruction formats and the meaning of source and destination operand are described below. The meaning of the operand depends on the instruction code. The symbols used are as follows:

- xxxx: Instruction code
- mmmm: Source register
- nnnn: Destination register
- iiii: Immediate data
- dddd: Displacement

Table 2.9Instruction Formats

Instruction Formats	Source Operand	Destination Operand	Example
0 format	—	—	NOP
15 0 xxxx xxxx xxxx xxxx			
n format 150	_	nnnn: Direct register	MOVT Rn
xxxx nnnn xxxx xxxx	Control register or system register	nnnn: Direct register	STS MACH, Rn
	Control register or system register	nnnn: Indirect pre- decrement register	STC.L SR,@-Rn
m format 15	mmmm: Direct register	Control register or system register	LDC Rm,SR
xxxx mmmm xxxx xxxx	mmmm: Indirect post-increment register	Control register or system register	LDC.L @Rm+,SR
	mmmm: Indirect register		JMP @Rm
	mmmm: PC relative using Rm	—	BRAF Rm

Instruction Formats	Source Operand	Destination Operand	Example
nm format 15	mmmm: Direct register	nnnn: Direct register	ADD Rm,Rn
xxxx nnnn mmmm xxxx	mmmm: Direct register	nnnn: Indirect register	MOV.L Rm,@Rn
	mmmm: Indirect post-increment register (multiply- and-accumulate)	MACH, MACL	MAC.W @Rm+,@Rn+
	nnnn [*] : Indirect post-increment register (multiply- and-accumulate)		
	mmmm: Indirect post-increment register	nnnn: Direct register	MOV.L @Rm+,Rn
	mmmm: Direct register	nnnn: Indirect pre- decrement register	MOV.L Rm,@-Rn
	mmmm: Direct register	nnnn: Indirect indexed register	MOV.L Rm,@(R0,Rn)
md format 15 0 xxxx xxxx mmmm dddd	mmmmdddd: Indirect register with displacement	R0 (Direct register)	MOV.B @(disp,Rn),R0
nd4 format 15 0 xxxx xxxx nnnn dddd	R0 (Direct register)	nnnndddd: Indirect register with displacement	MOV.B R0,@(disp,Rn)
nmd format 15 0 xxxx nnnn mmmm dddd	mmmm: Direct register	nnnndddd: Indirect register with displacement	MOV.L Rm,@(disp,Rn)
	mmmmdddd: Indirect register with displacement	nnnn: Direct register	MOV.L @(disp,Rm),Rn

Instruction Formats	Source Operand	Destination Operand	Example
d format	ddddddd: Indirect	R0 (Direct register)	MOV.L
150	GBR with displacement		@(disp,GBR),R0
xxxx xxxx dddd dddd	R0 (Direct register)	ddddddd: Indirect GBR with displacement	MOV.L R0,@(disp,GBR)
	ddddddd: PC relative with displacement	R0 (Direct register)	MOVA @(disp,PC),R0
	_	ddddddd: PC relative	BF label
d12 format		dddddddddd:	BRA label
150 xxxx dddd dddd dddd		PC relative	(label = disp + PC)
nd8 format	ddddddd: PC	nnnn: Direct	MOV.L
1 <u>50</u>	relative with	register	@(disp,PC),Rn
xxxx nnnn dddd dddd	displacement		
i format	iiiiiiii: Immediate	Indirect indexed	AND.B
1 <u>50</u>		GBR	<pre>#imm,@(R0,GBR)</pre>
xxxx xxxx iiiii iiii	iiiiiiii: Immediate	R0 (Direct register)	AND #imm,R0
	iiiiiiii: Immediate	—	TRAPA #imm
ni format	iiiiiiii: Immediate	nnnn: Direct register	ADD #imm,Rn
xxxx nnnn iiii iiii		č	

Note: * In multiply-and-accumulate instructions, nnnn is the source register.

2.5 Instruction Set

2.5.1 Instruction Set by Classification

Table 2.10 lists the instructions according to their classification.

Table 2.10 Classification of Instructions

Classification	Types	Operation Code	Function	No. of Instructions
Data transfer	5	MOV	Data transfer, immediate data transfer, peripheral module data transfer, structure data transfer	39
		MOVA	Effective address transfer	
		MOVT	T bit transfer	
		SWAP	Swap of upper and lower bytes	
		XTRCT	Extraction of the middle of registers connected	
Arithmetic	21	ADD	Binary addition	33
operations		ADDC	Binary addition with carry	
		ADDV	Binary addition with overflow check	
		CMP/cond	Comparison	
		DIV1	Division	
		DIV0S	Initialization of signed division	
		DIV0U	Initialization of unsigned division	
		DMULS	Signed double-length multiplication	
		DMULU	Unsigned double-length multiplication	
		DT	Decrement and test	
		EXTS	Sign extension	
		EXTU	Zero extension	
		MAC	Multiply-and-accumulate, double-length multiply-and-accumulate operation	
		MUL	Double-length multiply operation	
		MULS	Signed multiplication	
		MULU	Unsigned multiplication	
		NEG	Negation	

Classification	Types	Operation Code	Function	No. of Instructions
Arithmetic	21	NEGC	Negation with borrow	33
operations		SUB	Binary subtraction	
		SUBC	Binary subtraction with borrow	
		SUBV	Binary subtraction with underflow	
Logic	6	AND	Logical AND	14
operations		NOT	Bit inversion	
		OR	Logical OR	
		TAS	Memory test and bit set	
		TST	Logical AND and T bit set	
		XOR	Exclusive OR	
Shift	10	ROTL	One-bit left rotation	14
		ROTR	One-bit right rotation	
		ROTCL	One-bit left rotation with T bit	
		ROTCR	One-bit right rotation with T bit	
		SHAL	One-bit arithmetic left shift	
		SHAR	One-bit arithmetic right shift	
		SHLL	One-bit logical left shift	
		SHLLn	n-bit logical left shift	
		SHLR	One-bit logical right shift	
		SHLRn	n-bit logical right shift	
Branch	9	BF	Conditional branch, conditional branch with delay (Branch when $T = 0$)	11
		ВТ	Conditional branch, conditional branch with delay (Branch when $T = 1$)	
		BRA	Unconditional branch	
		BRAF	Unconditional branch	
		BSR	Branch to subroutine procedure	
		BSRF	Branch to subroutine procedure	
		JMP	Unconditional branch	
		JSR	Branch to subroutine procedure	
		RTS	Return from subroutine procedure	

Classification	Types	Operation Code	Function	No. of Instructions
System	11	CLRT	T bit clear	31
control		CLRMAC	MAC register clear	
		LDC	Load to control register	
		LDS	Load to system register	
		NOP	No operation	
		RTE	Return from exception processing	
		SETT	T bit set	
		SLEEP	Transition to power-down mode	
		STC	Store control register data	
		STS	Store system register data	
		TRAPA	Trap exception handling	
Total:	62			142

The table below shows the format of instruction codes, operation, and execution states. They are described by using this format according to their classification.



Instruction Code Format

ltem	Format	Explanation
Instruction	Described in mnemonic.	OP: Operation code Sz: Size
		SRC: Source
		DEST: Destination
		Rm: Source register
		Rn: Destination register imm: Immediate data
		disp: Displacement ^{*2}
Instruction	Described in MSB \leftrightarrow	mmmm: Source register
code	LSB order	nnnn: Destination register
		0000: R0
		0001: R1
		1111: R15
		iiii: Immediate data
		dddd: Displacement
Outline of the	\rightarrow , \leftarrow	Direction of transfer
Operation	(xx)	Memory operand
	M/Q/T	Flag bits in the SR
	&	Logical AND of each bit
		Logical OR of each bit
	٨	Exclusive OR of each bit
	~	Logical NOT of each bit
	< <n< td=""><td>n-bit left shift</td></n<>	n-bit left shift
	>>n	n-bit right shift
Execution states	_	Value when no wait states are inserted ^{*1}
T bit	_	Value of T bit after instruction is executed.
		An em-dash (—) in the column means no change.

The actual number of states may be increased when (1) contention occurs between instruction fetches and data access, or (2) when the destination register of the load instruction (memory \rightarrow register) equals to the register used by the next instruction.

2. Depending on the operand size, displacement is scaled by ×1, ×2, or ×4. For details, refer the *SH-1/SH-2/SH-DSP Programming Manual*.

Data Transfer Instructions

Instruc	tion	Instruction Code	Operation	Execution States	T Bit
MOV	#imm,Rn	1110nnnniiiiiiii	$\begin{array}{l} \text{\#imm} \rightarrow \text{Sign extension} \rightarrow \\ \text{Rn} \end{array}$	1	_
MOV.W	@(disp,PC),Rn	1001nnnnddddddd	$(disp \times 2 + PC) \rightarrow Sign$ extension $\rightarrow Rn$	1	
MOV.L	@(disp,PC),Rn	1101nnnnddddddd	$(disp \times 4 + PC) \to Rn$	1	
MOV	Rm,Rn	0110nnnnmmmm0011	$Rm \to Rn$	1	
MOV.B	Rm,@Rn	0010nnnnmmmm0000	$Rm \rightarrow (Rn)$	1	
MOV.W	Rm,@Rn	0010nnnnmmmm0001	$Rm \rightarrow (Rn)$	1	
MOV.L	Rm,@Rn	0010nnnnmmmm0010	$Rm \rightarrow (Rn)$	1	_
MOV.B	@Rm,Rn	0110nnnnmmm0000	$\begin{array}{l} (Rm) \to Sign \text{ extension} \to \\ Rn \end{array}$	1	
MOV.W	@Rm,Rn	0110nnnnmmm0001	$\begin{array}{l} (Rm) \rightarrow Sign \text{ extension} \rightarrow \\ Rn \end{array}$	1	
MOV.L	@Rm,Rn	0110nnnnmmmm0010	$(Rm) \rightarrow Rn$	1	_
MOV.B	Rm,@-Rn	0010nnnnmmm0100	$Rn1 \rightarrow Rn, Rm \rightarrow (Rn)$	1	_
MOV.W	Rm,@-Rn	0010nnnnmmm0101	$Rn–2 \rightarrow Rn, Rm \rightarrow (Rn)$	1	_
MOV.L	Rm,@-Rn	0010nnnnmmm0110	$Rn-4 \rightarrow Rn, Rm \rightarrow (Rn)$	1	_
MOV.B	@Rm+,Rn	0110nnnnmmm0100	$\begin{array}{l} (\text{Rm}) \rightarrow \text{Sign extension} \rightarrow \\ \text{Rn,Rm + 1} \rightarrow \text{Rm} \end{array}$	1	
MOV.W	@Rm+,Rn	0110nnnnmmm0101	$\begin{array}{l} (\text{Rm}) \rightarrow \text{Sign extension} \rightarrow \\ \text{Rn,Rm + 2} \rightarrow \text{Rm} \end{array}$	1	
MOV.L	@Rm+,Rn	0110nnnnmmmm0110	$(Rm) \to Rn, Rm + 4 \to Rm$	1	_
MOV.B	R0,@(disp,Rn)	10000000nnnndddd	$R0 \rightarrow (disp + Rn)$	1	—
MOV.W	R0,@(disp,Rn)	10000001nnnndddd	$R0 \rightarrow (disp \times 2 + Rn)$	1	—
MOV.L	Rm,@(disp,Rn)	0001nnnnmmmdddd	$\text{Rm} \rightarrow (\text{disp} \times 4 + \text{Rn})$	1	_
MOV.B	@(disp,Rm),R0	10000100mmmmdddd	$(disp + Rm) \rightarrow Sign$ extension $\rightarrow R0$	1	
MOV.W	@(disp,Rm),R0	10000101mmmmdddd	$(disp \times 2 + Rm) \rightarrow Sign$ extension $\rightarrow R0$	1	
MOV.L	@(disp,Rm),Rn	0101nnnnmmmdddd	$(\text{disp} \times 4 + \text{Rm}) \rightarrow \text{Rn}$	1	—
MOV.B	Rm,@(R0,Rn)	0000nnnnmmm0100	$Rm \rightarrow (R0 + Rn)$	1	—
MOV.W	Rm,@(R0,Rn)	0000nnnnmmm0101	$Rm \rightarrow (R0 + Rn)$	1	—

Instruct	ion	Instruction Code	Operation	Execution States	T Bit
MOV.L	Rm,@(R0,Rn)	0000nnnnmmm0110	$\text{Rm} \rightarrow (\text{R0 + Rn})$	1	_
MOV.B	@(R0,Rm),Rn	0000nnnnmmm1100	$(R0 + Rm) \rightarrow Sign$ extension $\rightarrow Rn$	1	_
MOV.W	@(R0,Rm),Rn	0000nnnnmmm1101	$(R0 + Rm) \rightarrow Sign$ extension $\rightarrow Rn$	1	_
MOV.L	@(R0,Rm),Rn	0000nnnnmmm1110	$(R0 + Rm) \rightarrow Rn$	1	_
MOV.B	R0,@(disp,GBR)	11000000ddddddd	$\text{R0} \rightarrow (\text{disp + GBR})$	1	_
MOV.W	R0,@(disp,GBR)	11000001ddddddd	$\text{R0} \rightarrow (\text{disp} \times 2 + \text{GBR})$	1	_
MOV.L	R0,@(disp,GBR)	11000010ddddddd	$R0 \rightarrow (disp \times 4 + GBR)$	1	_
MOV.B	@(disp,GBR),R0	11000100ddddddd	$\begin{array}{l} (\text{disp + GBR}) \rightarrow \text{Sign} \\ \text{extension} \rightarrow \text{R0} \end{array}$	1	_
MOV.W	@(disp,GBR),R0	11000101ddddddd	$\begin{array}{l} (disp \times 2 + GBR) \rightarrow Sign \\ extension \rightarrow R0 \end{array}$	1	_
MOV.L	@(disp,GBR),R0	11000110ddddddd	$(disp \times 4 + GBR) \to R0$	1	_
MOVA	@(disp,PC),R0	11000111ddddddd	$\text{disp} \times 4 + \text{PC} \rightarrow \text{R0}$	1	_
MOVT	Rn	0000nnnn00101001	$T\toRn$	1	_
SWAP.B	Rm,Rn	0110nnnnmmm1000	$Rm \rightarrow Swap bottom two bytes \rightarrow Rn$	1	_
SWAP.W	Rm,Rn	0110nnnnmmm1001	$Rm \rightarrow Swap two$ consecutive words $\rightarrow Rn$	1	
XTRCT	Rm,Rn	0010nnnnmmm1101	Rm: Middle 32 bits of $Rn \rightarrow Rn$	1	—

Instructio	on	Instruction Code	Operation	Execution States	T Bit
ADD	Rm,Rn	0011nnnnmmm1100	$Rn + Rm \rightarrow Rn$	1	_
ADD	#imm,Rn	0111nnnniiiiiiii	$Rn + imm \rightarrow Rn$	1	_
ADDC	Rm,Rn	0011nnnnmmm1110	$\begin{array}{l} Rn + Rm + T \rightarrow Rn, \\ Carry \rightarrow T \end{array}$	1	Carry
ADDV	Rm,Rn	0011nnnnmmm1111	$\begin{array}{l} \text{Rn} + \text{Rm} \rightarrow \text{Rn}, \\ \text{Overflow} \rightarrow \text{T} \end{array}$	1	Overflow
CMP/EQ	#imm,R0	10001000iiiiiiii	If R0 = imm, $1 \rightarrow T$	1	Comparison result
CMP/EQ	Rm,Rn	0011nnnnmmm0000	If Rn = Rm, $1 \rightarrow T$	1	Comparison result
CMP/HS	Rm,Rn	0011nnnnmmm0010	If $Rn \ge Rm$ with unsigned data, $1 \rightarrow T$	1	Comparison result
CMP/GE	Rm,Rn	0011nnnnmmm0011	If $Rn \ge Rm$ with signed data, $1 \rightarrow T$	1	Comparison result
CMP/HI	Rm,Rn	0011nnnnmmm0110	If Rn > Rm with unsigned data, $1 \rightarrow T$	1	Comparison result
CMP/GT	Rm,Rn	0011nnnnmmm0111	If Rn > Rm with signed data, $1 \rightarrow T$	1	Comparison result
CMP/PL	Rn	0100nnnn00010101	If Rn > 0, 1 \rightarrow T	1	Comparison result
CMP/PZ	Rn	0100nnnn00010001	If $Rn \ge 0, 1 \rightarrow T$	1	Comparison result
CMP/STR	Rm,Rn	0010nnnnmmm1100	If Rn and Rm have an equivalent byte, $1 \rightarrow T$	1	Comparison result
DIV1	Rm,Rn	0011nnnnmmm0100	Single-step division (Rn ÷ Rm)	1	Calculation result
DIVOS	Rm,Rn	0010nnnnmmm0111	$\begin{array}{l} \text{MSB of } \text{Rn} \rightarrow \text{Q}, \text{MSB} \\ \text{of } \text{Rm} \rightarrow \text{M}, \text{M} \wedge \text{Q} \rightarrow \text{T} \end{array}$	1	Calculation result
DIV0U		000000000011001	$0 \to M/Q/T$	1	0
DMULS.L	Rm,Rn	0011nnnnmmm1101	Signed operation of Rn \times Rm \rightarrow MACH, MACL 32 \times 32 \rightarrow 64 bits	2 to 4*	_
DMULU.L	Rm,Rn	0011nnnnmmm0101	Unsigned operation of $Rn \times Rm \rightarrow MACH$, MACL $32 \times 32 \rightarrow 64$ bits	2 to 4*	—

Arithmetic Operation Instructions

Rev. 4.00 Dec 05, 2005 page 30 of 564 REJ09B0270-0400

Instructi	on	Instruction Code	Operation	Execution States	T Bit
DT	Rn	0100nnnn00010000	$\begin{array}{l} Rn-1 \rightarrow Rn, \text{when} Rn \\ \text{is } 0, 1 \rightarrow T. \text{When} Rn \text{is} \\ \text{nonzero,} 0 \rightarrow T \end{array}$	1	Comparison result
EXTS.B	Rm,Rn	0110nnnnmmm1110	Byte in Rm is signextended \rightarrow Rn	1	—
EXTS.W	Rm,Rn	0110nnnnmmm1111	Word in Rm is sign-extended \rightarrow Rn	1	—
EXTU.B	Rm,Rn	0110nnnnmmm1100	Byte in Rm is zero- extended \rightarrow Rn	1	_
EXTU.W	Rm,Rn	0110nnnnmmm1101	Word in Rm is zero-extended \rightarrow Rn	1	_
MAC.L	@Rm+,@Rn+	0000nnnmmmm1111	Signed operation of (Rn) × (Rm) + MAC \rightarrow MAC 32 × 32 + 64 \rightarrow 64 bits	3/(2 to 4)*	—
MAC.W	@Rm+,@Rn+	0100nnnnmmm1111	Signed operation of (Rn) × (Rm) + MAC \rightarrow MAC 16 × 16 + 64 \rightarrow 64 bits	3/(2)*	_
MUL.L	Rm,Rn	0000nnnnmmmm0111	$\begin{array}{l} Rn\timesRm\toMACL,\\ 32\times32\to32 \text{ bits} \end{array}$	2 to 4*	—
MULS.W	Rm,Rn	0010nnnnmmm1111	Signed operation of Rn \times Rm \rightarrow MACL 16 \times 16 \rightarrow 32 bits	1 to 3*	_
MULU.W	Rm,Rn	0010nnnnmmm1110	Unsigned operation of Rn \times Rm \rightarrow MACL 16 \times 16 \rightarrow 32 bits	1 to 3*	_
NEG	Rm,Rn	0110nnnnmmm1011	$0-Rm \rightarrow Rn$	1	_
NEGC	Rm,Rn	0110nnnnmmm1010	$\begin{array}{l} 0-Rm-T \rightarrow Rn,\\ Borrow \rightarrow T \end{array}$	1	Borrow
SUB	Rm,Rn	0011nnnnmmm1000	$Rn-Rm \to Rn$	1	—
SUBC	Rm,Rn	0011nnnnmmm1010	$\begin{array}{l} Rn-Rm-T \rightarrow Rn,\\ Borrow \rightarrow T \end{array}$	1	Borrow
SUBV	Rm,Rn	0011nnnnmmm1011	$Rn - Rm \rightarrow Rn$, Underflow $\rightarrow T$	1	Overflow

number of states when there is contention with the preceding or following instructions.)

Logic Operation Instructions

Instruc	tion	Instruction Code	Operation	Execution States	T Bit
AND	Rm,Rn	0010nnnnmmm1001	$Rn \& Rm \rightarrow Rn$	1	
AND	#imm,R0	11001001iiiiiii	R0 & imm \rightarrow R0	1	
AND.B	#imm,@(R0,GBR)	11001101iiiiiii	$\begin{array}{l} (R0+GBR) \& imm \to \\ (R0+GBR) \end{array}$	3	_
NOT	Rm,Rn	0110nnnnmmm0111	$\sim Rm \rightarrow Rn$	1	_
OR	Rm,Rn	0010nnnnmmm1011	$Rn \mid Rm \to Rn$	1	
OR	#imm,R0	11001011iiiiiii	R0 imm \rightarrow R0	1	
OR.B	#imm,@(R0,GBR)	11001111iiiiiii	$\begin{array}{l} (R0+GBR) \mid imm \rightarrow \\ (R0+GBR) \end{array}$	3	_
TAS.B	@Rn	0100nnnn00011011	If (Rn) is 0, 1 \rightarrow T; 1 \rightarrow MSB of (Rn)	4	Test result
TST	Rm,Rn	0010nnnnmmm1000	Rn & Rm; if the result is 0, 1 \rightarrow T	1	Test result
TST	#imm,R0	11001000iiiiiiii	R0 & imm; if the result is 0, 1 \rightarrow T	1	Test result
TST.B	#imm,@(R0,GBR)	11001100iiiiiiii	(R0 + GBR) & imm; if the result is 0, $1 \rightarrow T$	3	Test result
XOR	Rm,Rn	0010nnnnmmm1010	$Rn \wedge Rm \rightarrow Rn$	1	_
XOR	#imm,R0	11001010iiiiiiii	R0 ^ imm \rightarrow R0	1	_
XOR.B	#imm,@(R0,GBR)	11001110iiiiiii	(R0 + GBR) ^ imm \rightarrow (R0 + GBR)	3	_



. .

Instruc	tion	Instruction Code	Operation	Execution States	T Bit
ROTL	Rn	0100nnnn00000100	$T \gets Rn \gets MSB$	1	MSB
ROTR	Rn	0100nnnn00000101	$LSB \to Rn \to T$	1	LSB
ROTCL	Rn	0100nnnn00100100	$T \gets Rn \gets T$	1	MSB
ROTCR	Rn	0100nnnn00100101	$T \to Rn \to T$	1	LSB
SHAL	Rn	0100nnnn00100000	$T \gets Rn \gets 0$	1	MSB
SHAR	Rn	0100nnnn00100001	$MSB \to Rn \to T$	1	LSB
SHLL	Rn	0100nnnn00000000	$T \gets Rn \gets 0$	1	MSB
SHLR	Rn	0100nnnn00000001	$0 \to Rn \to T$	1	LSB
SHLL2	Rn	0100nnnn00001000	$Rn << 2 \rightarrow Rn$	1	_
SHLR2	Rn	0100nnnn00001001	$Rn >> 2 \rightarrow Rn$	1	_
SHLL8	Rn	0100nnnn00011000	$Rn << 8 \rightarrow Rn$	1	_
SHLR8	Rn	0100nnnn00011001	$Rn >> 8 \rightarrow Rn$	1	_
SHLL16	Rn	0100nnnn00101000	$Rn << 16 \rightarrow Rn$	1	
SHLR16	Rn	0100nnnn00101001	Rn >>16 \rightarrow Rn	1	_

Shift Instructions

Branch Instructions

Instru	ction	Instruction Code	Operation	Execution States	T Bit
BF	label	10001011ddddddd	If T = 0, disp \times 2 + PC \rightarrow PC; if T = 1, nop	3/1*	_
BF/S	label	10001111ddddddd	Delayed branch, if T = 0, disp \times 2 + PC \rightarrow PC; if T = 1, nop	3/1*	—
BT	label	10001001ddddddd	If T = 1, disp \times 2 + PC \rightarrow PC; if T = 0, nop	3/1*	
BT/S	label	10001101ddddddd	Delayed branch, if T = 1, disp \times 2 + PC \rightarrow PC; if T = 0, nop	2/1*	
BRA	label	1010ddddddddddd	Delayed branch, disp \times 2 + PC \rightarrow PC	2	
BRAF	Rm	0000mmmm00100011	Delayed branch, Rm + PC \rightarrow PC	2	_
BSR	label	1011ddddddddddd	Delayed branch, PC \rightarrow PR, disp $\times 2 + PC \rightarrow PC$	2	_
BSRF	Rm	0000mmmm00000011	Delayed branch, PC \rightarrow PR, Rm + PC \rightarrow PC	2	_
JMP	@Rm	0100mmmm00101011	Delayed branch, $\text{Rm} \rightarrow \text{PC}$	2	_
JSR	@Rm	0100mmmm00001011	Delayed branch, PC \rightarrow PR, Rm \rightarrow PC	2	_
RTS		000000000001011	Delayed branch, $PR \rightarrow PC$	2	—

Note: * One state when the program does not branch.



System Control Instructions

Instruc	tion	Instruction Code	Operation	Execution States	T Bit
CLRT		0000000000001000	$0 \rightarrow T$	1	0
CLRMAC	!	000000000101000	$0 \rightarrow MACH$, MACL	1	_
LDC	Rm,SR	0100mmmm00001110	$\text{Rm} \rightarrow \text{SR}$	1	LSB
LDC	Rm,GBR	0100mmmm00011110	$\text{Rm} \rightarrow \text{GBR}$	1	
LDC	Rm,VBR	0100mmmm00101110	$\text{Rm} \rightarrow \text{VBR}$	1	
LDC.L	@Rm+,SR	0100mmmm00000111	$(Rm) \to SR, Rm + 4 \to Rm$	3	LSB
LDC.L	@Rm+,GBR	0100mmmm00010111	$(\text{Rm}) \rightarrow \text{GBR}, \text{Rm} + 4 \rightarrow \text{Rm}$	3	
LDC.L	@Rm+,VBR	0100mmmm00100111	$(Rm) \rightarrow VBR, Rm + 4 \rightarrow Rm$	3	—
LDS	Rm,MACH	0100mmmm00001010	$Rm \to MACH$	1	—
LDS	Rm,MACL	0100mmmm00011010	$\text{Rm} \rightarrow \text{MACL}$	1	
LDS	Rm,PR	0100mmmm00101010	$Rm\toPR$	1	
LDS.L	@Rm+,MACH	0100mmmm00000110	$(Rm) \rightarrow MACH, Rm + 4 \rightarrow Rm$	1	_
LDS.L	@Rm+,MACL	0100mmmm00010110	$(Rm) \to MACL, Rm + 4 \to Rm$	1	
LDS.L	@Rm+,PR	0100mmmm00100110	$(Rm) \to PR, Rm + 4 \to Rm$	1	_
NOP		0000000000001001	No operation	1	_
RTE		000000000101011	Delayed branch, stack area \rightarrow PC/SR	4	
SETT		000000000011000	$1 \rightarrow T$	1	1
SLEEP		000000000011011	Sleep	3*	
STC	SR,Rn	0000nnnn00000010	$SR \to Rn$	1	
STC	GBR,Rn	0000nnnn00010010	$GBR\toRn$	1	—
STC	VBR,Rn	0000nnnn00100010	$VBR\toRn$	1	—
STC.L	SR,@-Rn	0100nnnn00000011	$Rn - 4 \rightarrow Rn, SR \rightarrow (Rn)$	2	—
STC.L	GBR,@-Rn	0100nnnn00010011	$\text{Rn}-4 \rightarrow \text{Rn}, \text{GBR} \rightarrow (\text{Rn})$	2	—
STC.L	VBR,@-Rn	0100nnnn00100011	$Rn - 4 \rightarrow Rn$, $VBR \rightarrow (Rn)$	2	
STS	MACH,Rn	0000nnnn00001010	$MACH \to Rn$	1	—
STS	MACL,Rn	0000nnnn00011010	$MACL\toRn$	1	—
STS	PR,Rn	0000nnnn00101010	$PR\toRn$	1	—
STS.L	MACH,@-Rn	0100nnnn00000010	$Rn - 4 \rightarrow Rn, MACH \rightarrow (Rn)$	1	—
STS.L	MACL,@-Rn	0100nnnn00010010	$\text{Rn}-4 \rightarrow \text{Rn}, \text{MACL} \rightarrow (\text{Rn})$	1	—

Instruction	Instruction Code	Operation	Executio States	n T Bit
STS.L PR,@-	Rn 0100nnnn00100010	$Rn-4 \rightarrow Rn, PR \rightarrow (Rn)$	1	_
TRAPA #imm	11000011iiiiiii	$\mbox{PC/SR} \rightarrow \mbox{stack}$ area, (imm \times 4 + VBR) \rightarrow PC	8	_

Note: * The number of execution states before the chip enters sleep mode: The execution states shown in the table are minimums. The actual number of states may be increased when (1) contention occurs between instruction fetches and data access, or (2) when the destination register of the load instruction (memory → register) equals to the register used by the next instruction.



2.6 Processing States

2.6.1 State Transitions

The CPU has four processing states: reset, exception processing, program execution and powerdown. Figure 2.4 shows the transitions between the states.




Figure 2.4 Transitions between Processing States

Reset State: The CPU resets in the reset state. When the $\overline{\text{RES}}$ pin level goes low, the power-on reset state is entered. When the $\overline{\text{RES}}$ pin is high and the $\overline{\text{MRES}}$ pin is low, the manual reset state is entered.

Exception Processing State: The exception processing state is a transient state that occurs when exception processing sources such as resets or interrupts alter the CPU's processing state flow.

For a reset, the initial values of the program counter (PC) (execution start address) and stack pointer (SP) are fetched from the exception processing vector table and stored; the CPU then branches to the execution start address and execution of the program begins.

For an interrupt, the stack pointer (SP) is accessed and the program counter (PC) and status register (SR) are saved to the stack area. The exception service routine start address is fetched from the exception processing vector table; the CPU then branches to that address and the program starts executing, thereby entering the program execution state.

Program Execution State: In the program execution state, the CPU sequentially executes the program.

Power-Down State: In the power-down state, the CPU operation halts and power consumption declines. The SLEEP instruction places the CPU in the sleep mode or the software standby mode.



Section 3 MCU Operating Modes

3.1 Selection of Operating Modes

This LSI has one operating modes and four clock modes. The operating mode is determined by the setting of MD3–MD0, and FWP pins. Do not change these pins during LSI operation (while power is on). Do not set these pins in the other way than the combination shown in Table 3.1.

			Pin Sett	ing			
Mode No.	FWP	MD3	MD2	MD1	MD0	Mode Name	On-Chip ROM
Mode 0*3	1	х	х	0	0	MCU extension mode 0	Not Active
Mode 1*3	1	х	Х	0	1	MCU extension mode 1	Not Active
Mode 2*3	1	Х	Х	1	0	MCU extension mode 2	Active
Mode 3	1	х	Х	1	1	Single chip mode	Active
*3	0	х	Х	0	0	Boot mode ^{*2}	Active
*2	0	х	х	0	1		
*3	0	х	х	1	0	User programming	Active
*2	0	х	х	1	1	mode ^{*2}	

Notes: The symbol x means "Don't care."

1. Only the mode3 is supported in normal operation in SH7046.

2. User programming mode for flash memory. Supported in only F-ZTAT version.

3. Cannot be used for this LSI.

There are two modes as the MCU operating modes: MCU extension mode and single chip mode. There are two modes to program the flash memory (on-board programming mode): boot mode and user programming mode.

The clock mode is selected by the input of MD2 and MD3 pins.

	Pin Setting	
MD3	MD2	Maximum Operating Clock Frequency
0	0	12.5 MHz (Input clock \times 1 [*] , maximum of input clock: 12.5 MHz)
0	1	25 MHz (Input clock \times 2 [*] , maximum of input clock: 12.5 MHz)
1	0	40 MHz (Input clock \times 4 [*] , maximum of input clock: 10 MHz)
1	1	50 MHz (Input clock $\times4$ for system clock, Input clock $\times2$ for peripheral clock, maximum of input clock: 12.5 MHz)

Table 3.2 Maximum Operating Clock Frequency for Each Clock Mode

Note: * The frequencies for the system and peripheral module clocks are the same.

3.2 Input/Output Pins

Table 3.3 describes the configuration of operating mode related pins.

Table 3.3 Operating Mode Pin Configuration

Pin Name	Input/Output	Function	
MD0	Input	Designates operating mode through the level applied to this pin	
MD1	Input	Designates operating mode through the level applied to this pin	
MD2	Input	Designates clock mode through the level applied to this pin	
MD3	Input	Designates clock mode through the level applied to this pin	
FWP	Input	Pin for the hardware protection against programming/erasing the on-chip flash memory	



3.3 Explanation of Operating Modes

3.3.1 Mode 0 to Mode 2 (MCU extension mode 0 to 2)

This mode is not supported in this LSI.

3.3.2 Mode 3 (Single chip mode)

All ports can be used in this mode. This LSI supports only this mode.

3.3.3 Clock Mode

The input waveform frequency can be used as is, doubled or quadrupled as system clock frequency in mode 0 to mode 3.

3.4 Address Map

The address map for the operating modes are shown in figures 3.1 to 3.3.




Figure 3.1 The Address Map of SH7046 Flash Memory Version




Figure 3.2 The Address Map of SH7048 Mask ROM Version




Figure 3.3 The Address Map of SH7148 Mask ROM Version

3.5 Initial State of This LSI

In this LSI, some on-chip modules are set to module standby state as its initial state for power down.

Therefore, to operate those modules, it is necessary to clear module standby state. For details, refer to section 21, Power-Down Modes.



Section 4 Clock Pulse Generator

This LSI has an on-chip clock pulse generator (CPG) that generates the system clock (ϕ) and peripheral clock (P ϕ) to generate the internal clock ($\phi/2$ to $\phi/8192$, P $\phi/2$ to P $\phi/1024$). The CPG consists of an oscillator, PLL circuit, and pre-scaler. A block diagram of the clock pulse generator is shown in figure 4.1. The frequency from the oscillator can be modified by the PLL circuit.




Figure 4.1 Block Diagram of the Clock Pulse Generator

4.1 Oscillator

Clock pulses can be supplied from a connected crystal resonator or an external clock.

4.1.1 Connecting a Crystal Resonator

Circuit Configuration: A crystal resonator can be connected as shown in figure 4.2. Use the damping resistance (Rd) listed in table 4.1. Use an AT-cut parallel-resonance type crystal resonator that has a resonance frequency of 4–12.5 MHz. It is recommended to consult crystal dealer concerning the compatibility of the crystal resonator and the LSI.




Figure 4.2 Connection of the Crystal Resonator (Example)

Table 4.1 Damping Resistance Values

Frequency (MHz)	4	8	10	12.5	
Rd (Ω)	500	200	0	0	

Crystal Resonator: Figure 4.3 shows an equivalent circuit of the crystal resonator. Use a crystal resonator with the characteristics listed in table 4.2.




Figure 4.3 Crystal Resonator Equivalent Circuit

Table 4.2 Crystal Resonator Characteristics

Frequency (MHz)	4	8	10	12.5	
Rs max (Ω)	120	80	60	50	
Co max (pF)	7	7	7	7	

4.1.2 External Clock Input Method

Figure 4.4 shows an example of an external clock input connection. In this case, make the external clock high level to stop it in standby mode. During operation, make the external input clock frequency 4–12.5 MHz.

When leaving the XTAL pin open, make sure the stray capacitance is less than 10 pF.

Even when inputting an external clock, be sure to wait at least the oscillation stabilization time in power-on sequence or in releasing standby mode, in order to ensure the PLL stabilization time.



Figure 4.4 Example of External Clock Connection

4.2 Function for Detecting the Oscillator Halt

This CPG can detect a clock halt and automatically cause the timer pins to become highimpedance when any system abnormality causes the oscillator to halt. That is, when a change of EXTAL has not been detected, the high-current 12 pins (PE9/TIOC3B, PE11/TIOC3D, PE12/TIOC4A, PE13/TIOC4B/MRES, PE14/TIOC4C, PE15/TIOC4D/IRQOUT, PE16/PUOA/ UBCTRG^{*}, PE17/PVOA, PE18/PWOA, PE19/PUOB, PE20/PVOB, PE21/PWOB) are set to high-impedance regardless of PFC setting.

Even in standby mode, these 12 pins become high-impedance regardless of PFC setting. These pins enter the normal state after standby mode is released. When abnormalities that halt the oscillator occur except in standby mode, other LSI operations become undefined. In this case, LSI operations, including these 12 pins, become undefined even when the oscillator operation starts again.

Note: * For flash version only

4.3 Usage Notes


4.3.1 Note on Crystal Resonator


A sufficient evaluation at the user's site is necessary to use the LSI, by referring the resonator connection examples shown in this section, because various characteristics related to the crystal resonator are closely linked to the user's board design. As the resonator circuit constants will depend on the resonator and the floating capacitance of the mounting circuit, the component value should be determined in consultation with the resonator manufacturer. Ensure that a voltage exceeding the maximum rating is not applied to the oscillator pin.

4.3.2 Notes on Board Design

When using a crystal oscillator, place the crystal oscillator and its load capacitors as close as possible to the XTAL and EXTAL pins. Do not route any signal lines near the oscillator circuitry as shown in figure 4.5. Otherwise, correct oscillation can be interfered by induction.

Measures against radiation noise are taken in this LSI. If radiation noise needs to be further reduced, usage of a multi-layer printed circuit board with ground planes is recommended.





A circuitry shown in figure 4.6 is recommended as an external circuitry around the PLL. Place oscillation stabilization capacitor C1 close to the PLLCAP pin, and ensure that no other signal lines cross this line. Separate PLLVcL and PLLVss circuit against Vcc and Vss circuit from the board power supply source, and be sure to insert bypass capacitors CB and CPB close to the pins.




Figure 4.6 Recommended External Circuitry Around the PLL



Electromagnetic waves are radiated from an LSI in operation. This LSI has an electromagnetic peak in the harmonics band whose primary frequency is determined by the lower frequency between the system clock (ϕ) and peripheral clock (P ϕ). For example, when $\phi = 50$ MHz and P $\phi = 40$ MHz, the primary frequency is 40 MHz. If this LSI is used adjacent to a device sensitive to electromagnetic interference, e.g. FM/VHF band receiver, a printed circuit board of more than four layers with planes exclusively for system ground is recommended.



Section 5 Exception Processing

5.1 Overview

5.1.1 Types of Exception Processing and Priority

Exception processing is started by four sources: resets, address errors, interrupts and instructions and have the priority, as shown in table 5.1. When several exception processing sources occur at once, they are processed according to the priority.

Exception	Source	Priority			
Reset	Power-on reset	High			
	Manual reset	_ ↑			
Address	CPU address error	_			
error	DTC address error	_			
Interrupt	NMI	_			
	User break				
	IRQ				
	On-chip peripheral modules:• Multifunction timer unit (MTU) • A/D converter 0 and 1 (A/D0, A/D1) • Data transfer controller (DTC) • Compare match timer 0 and 1 (CMT0, CMT1) • Watchdog timer (WDT) • Input/output port (I/O) (MTU) • Serial communication interface 2 and 3 (SCI2 and SCI3) • Motor management timer (MMT) • A/D converter 2 (A/D2) • Input/output port (I/O) (MMT)				
Instructions	Trap instruction (TRAPA instruction)				
	General illegal instructions (undefined code)	•			
	Illegal slot instructions (undefined code placed directly after a delay branch instruction ^{*1} or instructions that rewrite the PC ^{*2})	Low			
	Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, BSRF, and BRAF.				
	nstructions that rewrite the PC: JMP, JSR, BRA, BSR, RTS, RTE, BT, BF, TI F/S, BT/S, BSRF, and BRAF.	RAPA,			

 Table 5.1
 Types of Exception Processing and Priority

5.1.2 Exception Processing Operations

The exception processing sources are detected and the processing starts according to the timing shown in table 5.2.

Exception Source Timin		Timing of Source Detection and Start of Processing	
Reset	Power-on reset	Starts when the $\overline{\text{RES}}$ pin changes from low to high or when WDT overflows.	
	Manual reset	Starts when the MRES pin changes from low to high.	
Address error Interrupts		Detected when instruction is decoded and starts when the	
		execution of the previous instruction is completed.	
Instructions	Trap instruction	Starts from the execution of a TRAPA instruction.	
	General illegal instructions	Starts from the decoding of undefined code anytime except after a delayed branch instruction (delay slot).	
	Illegal slot instructions	Starts from the decoding of undefined code placed in a delayed branch instruction (delay slot) or of instructions that rewrite the PC.	

 Table 5.2
 Timing for Exception Source Detection and Start of Exception Processing

When exception processing starts, the CPU operates as follows:

1. Exception processing triggered by reset:

The initial values of the program counter (PC) and stack pointer (SP) are fetched from the exception processing vector table (PC and SP are respectively the H'00000000 and H'00000004 addresses for power-on resets and the H'00000008 and H'0000000C addresses for manual resets). See section 5.1.3, Exception Processing Vector Table, for more information. H'00000000 is then written to the vector base register (VBR), and H'F (B'1111) is written to the interrupt mask bits (I3 to I0) of the status register (SR). The program begins running from the PC address fetched from the exception processing vector table.

2. Exception processing triggered by address errors, interrupts and instructions:

SR and PC are saved to the stack indicated by R15. For interrupt exception processing, the interrupt priority level is written to the SR's interrupt mask bits (I3 to I0). For address error and instruction exception processing, the I3 to I0 bits are not affected. The start address is then fetched from the exception processing vector table and the program begins running from that address.

5.1.3 Exception Processing Vector Table

Before exception processing begins running, the exception processing vector table must be set in memory. The exception processing vector table stores the start addresses of exception service routines. (The reset exception processing table holds the initial values of PC and SP.)

All exception sources are given different vector numbers and vector table address offsets. The vector table addresses are calculated from these vector numbers and vector table address offsets. During exception processing, the start addresses of the exception service routines are fetched from the exception processing vector table that is indicated by this vector table address.

Table 5.3 shows the vector numbers and vector table address offsets. Table 5.4 shows how vector table addresses are calculated.

Exception Sources		Vector Numbers	Vector Table Address Offset
Power-on reset PC		0	H'00000000-H'00000003
	SP	1	H'00000004–H'00000007
Manual reset	PC	2	H'0000008-H'000000B
	SP	3	H'0000000C-H'0000000F
General illegal instr	ruction	4	H'00000010-H'00000013
(Reserved by syste	m)	5	H'00000014-H'00000017
Slot illegal instruction		6	H'00000018-H'0000001B
(Reserved by system)		7	H'0000001C-H'0000001F
		8	H'0000020-H'00000023
CPU address error		9	H'0000024–H'00000027
DTC address error		10	H'0000028-H'000002B
Interrupts	NMI	11	H'0000002C-H'0000002F
	User break	12	H'00000030-H'00000033
(Reserved by syste	m)	13	H'00000034–H'00000037
		14	H'00000038–H'0000003B
		15	H'0000003C-H'0000003F
		:	:
		31	H'0000007C-H'0000007F

Table 5.3 Exception Processing Vector Table

Section 5 Exception Processing

Exception Sources		Vector Numbers	Vector Table Address Offset
Trap instruc	tion (user vector)	32	H'00000080-H'00000083
		:	:
		63	H'000000FC-H'000000FF
Interrupts	IRQ0	64	H'00000100-H'00000103
	IRQ1	65	H'00000104-H'00000107
	IRQ2	66	H'00000108-H'0000010B
	IRQ3	67	H'0000010C-H'0000010F
	Reserved by system	68	H'00000110-H'00000113
	Reserved by system	69	H'00000114-H'00000117
	Reserved by system	70	H'00000118-H'0000011B
	Reserved by system	71	H'0000011C-H'0000011F
On-chip peripheral module*		72	H'00000120-H'00000123
		:	:
		255	H'000003FC-H'000003FF

Note: * The vector numbers and vector table address offsets for each on-chip peripheral module interrupt are given in section 6, Interrupt Controller, and table 6.2, Interrupt Exception Sources, Vector Addresses and Priorities.

Table 5.4 Calculating Exception Processing Vector Table Addresses

Exception Source	Vector Table Address Calculation
Resets	Vector table address = (vector table address offset) = (vector number) × 4
Address errors, interrupts, instructions	Vector table address = VBR + (vector table address offset) = VBR + (vector number) × 4

Notes: 1. VBR: Vector base register

- 2. Vector table address offset: See table 5.3.
- 3. Vector number: See table 5.3.



5.2 Resets

5.2.1 Types of Reset

Resets have the highest priority of any exception source. There are two types of resets: manual resets and power-on resets. As table 5.5 shows, both types of resets initialize the internal status of the CPU. In power-on resets, all registers of the on-chip peripheral modules are initialized; in manual resets, they are not.

	Con	onditions for Transition to Reset Status			Internal Status	
Туре	RES	WDT Overflow	MRES	CPU/INTC	On-Chip Peripheral Module	PFC, IO Port
Power-on reset	Low		_	Initialized	Initialized	Initialized
	High	Overflow	High	Initialized	Initialized	Not initialized
Manual reset	High	_	Low	Initialized	Not initialized	Not initialized

Table 5.5Reset Status

5.2.2 Power-On Reset

Power-On Reset by RES Pin: When the RES pin is driven low, the LSI becomes to be a poweron reset state. To reliably reset the LSI, the RES pin should be kept at low for at least the duration of the oscillation settling time when applying power or when in standby mode (when the clock circuit is halted) or at least 20 t_{cyc} when the clock circuit is running. During power-on reset, CPU internal status and all registers of on-chip peripheral modules are initialized. See Appendix B, Pin States, for the status of individual pins during the power-on reset status.

In the power-on reset status, power-on reset exception processing starts when the $\overline{\text{RES}}$ pin is first driven low for a set period of time and then returned to high. The CPU will then operate as follows:

- 1. The initial value (execution start address) of the program counter (PC) is fetched from the exception processing vector table.
- 2. The initial value of the stack pointer (SP) is fetched from the exception processing vector table.
- 3. The vector base register (VBR) is cleared to H'00000000 and the interrupt mask bits (I3 to I0) of the status register (SR) are set to H'F (B'1111).

4. The values fetched from the exception processing vector table are set in PC and SP, then the program begins executing.

Be certain to always perform power-on reset processing when turning the system power on.

Power-On Reset by WDT: When a setting is made for a power-on reset to be generated in the WDT's watchdog timer mode, and the WDT's TCNT overflows, the LSI becomes to be a power-on reset state.

The pin function controller (PFC) registers and I/O port registers are not initialized by the reset signal generated by the WDT (these registers are initialized only by a power-on reset from outside of the chip).

If reset caused by the input signal at the $\overline{\text{RES}}$ pin and a reset caused by WDT overflow occur simultaneously, the $\overline{\text{RES}}$ pin reset has priority, and the WOVF bit in RSTCSR is cleared to 0. When WDT-initiated power-on reset processing is started, the CPU operates as follows:

- 1. The initial value (execution start address) of the program counter (PC) is fetched from the exception processing vector table.
- 2. The initial value of the stack pointer (SP) is fetched from the exception processing vector table.
- 3. The vector base register (VBR) is cleared to H'00000000 and the interrupt mask bits (I3-I0) of the status register (SR) are set to H'F (B'1111).
- 4. The values fetched from the exception processing vector table are set in the PC and SP, then the program begins executing.

5.2.3 Manual Reset

When the $\overline{\text{RES}}$ pin is high and the $\overline{\text{MRES}}$ pin is driven low, the LSI enters a manual reset state. To reliably reset the LSI, the $\overline{\text{MRES}}$ pin should be kept at low for at least the duration of the oscillation settling time that is set in WDT in standby mode (when the clock is halted) or at least 20 t_{cyc} when the clock is operating. During manual reset, the CPU internal status is initialized. Registers of on-chip peripheral modules are not initialized. When the LSI enters manual reset status in the middle of a bus cycle, manual reset exception processing does not start until the bus cycle has ended. Thus, manual resets do not abort bus cycles. However, once $\overline{\text{MRES}}$ is driven low, hold the low level until the CPU becomes to be a manual reset mode after the bus cycle ends. (Keep at low level for at least the longest bus cycle). See Appendix B, Pin States, for the status of individual pins during manual reset mode.

In the manual reset status, manual reset exception processing starts when the $\overline{\text{MRES}}$ pin is first kept low for a set period of time and then returned to high. The CPU will then operate in the same procedures as described for power-on resets.

5.3 Address Errors

5.3.1 The Cause of Address Error Exception

Address errors occur when instructions are fetched or data is read or written, as shown in table 5.6.

Table 5.6 Bus Cycles and Address Errors

Bus Cycle

Type Bus Master		Bus Cycle Description	Address Errors	
Instruction fetch	CPU	n CPU Instruction fetched from even address		None (normal)
		Instruction fetched from odd address	Address error occurs	
		Instruction fetched from other than on-chip peripheral module space*	None (normal)	
		Instruction fetched from on-chip peripheral module space*	Address error occurs	
		Instruction fetched from external memory space when in single chip mode	Address error occurs	
Data read/write	CPU or DTC	Word data accessed from even address	None (normal)	
		Word data accessed from odd address	Address error occurs	
		Longword data accessed from a longword boundary	None (normal)	
		Longword data accessed from other than a long-word boundary	Address error occurs	
		Byte or word data accessed in on-chip peripheral module space*	None (normal)	
		Longword data accessed in 16-bit on-chip peripheral module space*	None (normal)	
		Longword data accessed in 8-bit on-chip peripheral module space*	Address error occurs	
		External memory space accessed when in single chip mode	Address error occurs	

peripheral module space.

5.3.2 Address Error Exception Processing

When an address error occurs, the bus cycle in which the address error occurred ends, the current instruction finishes, and then address error exception processing starts. The CPU operates as follows:

- 1. The status register (SR) is saved to the stack.
- 2. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the last executed instruction.
- 3. The start address of the exception service routine is fetched from the exception processing vector table that corresponds to the occurred address error, and the program starts executing from that address. The jump in this case is not a delayed branch.

5.4 Interrupts

5.4.1 Interrupt Sources

Table 5.7 shows the sources that start the interrupt exception processing. They are NMI, user breaks, IRQ and on-chip peripheral modules.

Туре	Request Source	Number of Sources
NMI	NMI pin (external input)	1
User break	User break controller	1
IRQ	IRQ0–IRQ3 pins (external input)	4
On-chip peripheral module	Multifunction timer unit	23
	Data transfer controller	1
	Compare match timer	2
	A/D converter (A/D0 and A/D1)	2
	A/D converter (A/D2)	1
	Serial communication interface	8
	Watchdog timer	1
	Motor management timer	2
	Input/output Port	2

Table 5.7Interrupt Sources

Each interrupt source is allocated a different vector number and vector table offset. See section 6, Interrupt Controller (INTC), and table 6.2, Interrupt Exception Sources, Vector Addresses and Priorities, for more information on vector numbers and vector table address offsets.

5.4.2 Interrupt Priority Level

The interrupt priority is predetermined. When multiple interrupts occur simultaneously (overlapped interruptions), the interrupt controller (INTC) determines their relative priorities and starts the exception processing according to the results.

The priority of interrupts is expressed as priority levels 0 to 16, with priority 0 the lowest and priority 16 the highest. The NMI interrupt has priority 16 and cannot be masked, so it is always accepted. The priority level of the user break interrupt is 15. IRQ interrupt and on-chip peripheral module interrupt priority levels can be set freely using the INTC's interrupt priority registers A, D to K (IPRA, IPRD to IPRK) as shown in table 5.8. The priority levels that can be set are 0 to 15. Level 16 cannot be set. See section 6.3.4, Interrupt Priority Registers A, D to K (IPRA, IPRD to IPRK), for more information on IPRA to IPRK.

Туре	Priority Level	Comment
NMI	16	Fixed priority level. Cannot be masked.
User break	15	Fixed priority level.
IRQ	0–15	Set with interrupt priority registers A through K
On-chip peripheral module		(IPRA–IPRK).

Table 5.8Interrupt Priority

5.4.3 Interrupt Exception Processing

When an interrupt occurs, the interrupt controller (INTC) ascertains its priority level. NMI is always accepted, but other interrupts are only accepted if they have a priority level higher than the priority level set in the interrupt mask bits (I3 to I0) of the status register (SR).

When an interrupt is accepted, exception processing begins. In interrupt exception processing, the CPU saves SR and the program counter (PC) to the stack. The priority level value of the accepted interrupt is written to SR bits I3 to I0. For NMI, however, the priority level is 16, but the value set in I3 to I0 is H'F (level 15). Next, the start address of the exception service routine is fetched from the exception processing vector table for the accepted interrupt, that address is jumped to and execution begins. See section 6.6, Interrupt Operation, for more information on the interrupt exception processing.

5.5 Exceptions Triggered by Instructions

5.5.1 Types of Exceptions Triggered by Instructions

Exception processing can be triggered by trap instruction, illegal slot instructions, and general illegal instructions, as shown in table 5.9.

Table 5.9	Types of Exceptions Triggered by Instructions
-----------	---

Туре	Source Instruction	Comment
Trap instruction	TRAPA	—
Illegal slot instructions	Undefined code placed immediately after a delayed branch instruction (delay slot) or instructions that rewrite the PC	Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S, BSRF, BRAF
		Instructions that rewrite the PC: JMP, JSR, BRA, BSR, RTS, RTE, BT, BF, TRAPA, BF/S, BT/S, BSRF, BRAF
General illegal instructions	Undefined code anywhere besides in a delay slot	_

5.5.2 Trap Instructions

When a TRAPA instruction is executed, trap instruction exception processing starts. The CPU operates as follows:

- 1. The status register (SR) is saved to the stack.
- 2. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the TRAPA instruction.
- 3. The CPU reads the start address of the exception service routine from the exception processing vector table that corresponds to the vector number specified in the TRAPA instruction, jumps to that address and starts excuting the program. This jump is not a delayed branch.



5.5.3 Illegal Slot Instructions

An instruction placed immediately after a delayed branch instruction is called "instruction placed in a delay slot". When the instruction placed in the delay slot is an undefined code, illegal slot exception processing starts after the undefined code is decoded. Illegal slot exception processing also starts when an instruction that rewrites the program counter (PC) is placed in a delay slot and the instruction is decoded. The CPU handles an illegal slot instruction as follows:

- 1. The status register (SR) is saved to the stack.
- 2. The program counter (PC) is saved to the stack. The PC value saved is the target address of the delayed branch instruction immediately before the undefined code or the instruction that rewrites the PC.
- 3. The start address of the exception service routine is fetched from the exception processing vector table that corresponds to the exception that occurred. That address is jumped to and the program starts executing. The jump in this case is not a delayed branch.

5.5.4 General Illegal Instructions

When undefined code placed anywhere other than immediately after a delayed branch instruction (i.e., in a delay slot) is decoded, general illegal instruction exception processing starts. The CPU handles the general illegal instructions in the same procedures as in the illegal slot instructions. Unlike processing of illegal slot instructions, however, the program counter value that is stacked is the start address of the undefined code.

5.6 Cases when Exception Sources Are Not Accepted

When an address error or interrupt is generated directly after a delayed branch instruction or interrupt-disabled instruction, it is sometimes not accepted immediately but stored instead, as shown in table 5.10. In this case, it will be accepted when an instruction that can accept the exception is decoded.

Table 5.10Generation of Exception Sources Immediately after a Delayed Branch
Instruction or Interrupt-Disabled Instruction

	Exception Source	
Point of Occurrence	Address Error	Interrupt
Immediately after a delayed branch instruction*1	Not accepted	Not accepted
Immediately after an interrupt-disabled instruction*2	Accepted	Not accepted
Notes: 1. Delayed branch instructions: JMP, JSR, BRA, BRAF	BSR, RTS, RTE, BF/	S, BT/S, BSRF, and

2. Interrupt-disabled instructions: LDC, LDC.L, STC, STC.L, LDS, LDS.L, STS, and STS.L

5.6.1 Immediately after a Delayed Branch Instruction

When an instruction placed immediately after a delayed branch instruction (delay slot) is decoded, neither address errors nor interrupts are accepted. The delayed branch instruction and the instruction placed immediately after it (delay slot) are always executed consecutively, so no exception processing occurs during this period.

5.6.2 Immediately after an Interrupt-Disabled Instruction


When an instruction placed immediately after an interrupt-disabled instruction is decoded, interrupts are not accepted. Address errors can be accepted.



5.7 Stack Status after Exception Processing Ends

The status of the stack after exception processing ends is shown in table 5.11.

Table 5.11 Stack Status after Exception Processing Ends



5.8 Usage Notes

5.8.1 Value of Stack Pointer (SP)

The value of the stack pointer must always be a multiple of four. If it is not, an address error will occur when the stack is accessed during exception processing.

5.8.2 Value of Vector Base Register (VBR)

The value of the vector base register must always be a multiple of four. If it is not, an address error will occur when the stack is accessed during exception processing.

5.8.3 Address Errors Caused by Stacking of Address Error Exception Processing

When the value of the stack pointer is not a multiple of four, an address error will occur during stacking of the exception processing (interrupts, etc.) and address error exception processing will start after the first exception processing is ended. Address errors will also occur in the stacking for this address error exception processing. To ensure that address error exception processing does not go into an endless loop, no address errors are accepted at that point. This allows program control to be shifted to the service routine for address error exception and enables error processing.

When an address error occurs during exception processing stacking, the stacking bus cycle (write) is executed. During stacking of the status register (SR) and program counter (PC), the value of SP is reduced by 4 for both of SR and PC, therefore the value of SP is still not a multiple of four after the stacking. The address value output during stacking is the SP value, so the address itself where the error occurred is output. This means that the write data stacked is undefined.



Section 6 Interrupt Controller (INTC)

The interrupt controller (INTC) ascertains the priority of interrupt sources and controls interrupt requests to the CPU.

6.1 Features

- 16 levels of interrupt priority
- NMI noise canceler function
- Occurrence of interrupt can be reported externally (IRQOUT pin)

Figure 6.1 shows a block diagram of the INTC.




Figure 6.1 INTC Block Diagram



6.2 Input/Output Pins

Table 6.1 shows the INTC pin configuration.

Table 6.1Pin Configuration

Name	Abbreviation	I/O	Function
Non-maskable interrupt input pin	NMI	I	Input of non-maskable interrupt request signal
Interrupt request input pins	IRQ0–IRQ3	I	Input of maskable interrupt request signals
Interrupt request output pin	IRQOUT	0	Output of notification signal when an interrupt has occurred

6.3 **Register Descriptions**

The interrupt controller has the following registers. For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

- Interrupt control register 1 (ICR1)
- Interrupt control register 2 (ICR2)
- IRQ status register (ISR)
- Interrupt priority register A (IPRA)
- Interrupt priority register D (IPRD)
- Interrupt priority register E (IPRE)
- Interrupt priority register F (IPRF)
- Interrupt priority register G (IPRG)
- Interrupt priority register H (IPRH)
- Interrupt priority register I (IPRI)
- Interrupt priority register J (IPRJ)
- Interrupt priority register K (IPRK)

6.3.1 Interrupt Control Register 1 (ICR1)

ICR1 is a 16-bit register that sets the input signal detection mode of the external interrupt input pins NMI and $\overline{IRQ0}$ to $\overline{IRQ3}$ and indicates the input signal level at the NMI pin.

Bit	Bit Name	Initial Value	R/W	Description
15	NMIL	1/0	R	NMI Input Level
				Sets the level of the signal input to the NMI pin. This bit can be read to determine the NMI pin level. This bit cannot be modified.
				0: NMI input level is low
				1: NMI input level is high
14 to		All 0	R	Reserved
9				These bits are always read as 0. The write value should always be 0.
8	NMIE	0	R/W	NMI Edge Select
				 Interrupt request is detected on falling edge of NMI input
				 Interrupt request is detected on rising edge of NMI input
7	IRQ0S	0	R/W	IRQ0 Sense Select
				This bit sets the IRQ0 interrupt request detection mode.
				 Interrupt request is detected on low level of IRQ0 input
				 Interrupt request is detected on edge of IRQ0 input (edge direction is selected by ICR2)
6	IRQ1S	0	R/W	IRQ1 Sense Select
				This bit sets the IRQ1 interrupt request detection mode.
				 Interrupt request is detected on low level of IRQ1 input
				 Interrupt request is detected on edge of IRQ1 input (edge direction is selected by ICR2)

Bit	Bit Name	Initial Value	R/W	Description
5	IRQ2S	0	R/W	IRQ2 Sense Select
				This bit sets the IRQ2 interrupt request detection mode.
				 Interrupt request is detected on low level of IRQ2 input
				 Interrupt request is detected on edge of IRQ2 input (edge direction is selected by ICR2)
4	IRQ3S	0	R/W	IRQ3 Sense Select
				This bit sets the IRQ3 interrupt request detection mode.
				 Interrupt request is detected on low level of IRQ3 input
				 Interrupt request is detected on edge of IRQ3 input (edge direction is selected by ICR2)
3 to 0		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

6.3.2 Interrupt Control Register 2 (ICR2)

ICR2 is a 16-bit register that sets the edge detection mode of the external interrupt input pins $\overline{IRQ0}$ to $\overline{IRQ3}$. ICR2 is, however, valid only when IRQ interrupt request detection mode is set to the edge detection mode by the sense select bits of IRQ0 to IRQ 3 in Interrupt control register 1 (ICR1). If the IRQ interrupt request detection mode has been set to low level detection mode, the setting of ICR2 is ignored.

 14 IRQ0ES0 0 R/W mode. 00: Interrupt request is detected on falling edge of input 01: Interrupt request is detected on rising edge of input 	Bit	Bit Name	Initial Value	R/W	Description
 14 IRQUESO 0 R/W 00: Interrupt request is detected on falling edge of input 01: Interrupt request is detected on rising edge of input 10: Interrupt request is detected on both of falling a rising edge of IRQO input 	15	IRQ0ES1	0	R/W	This bit sets the IRQ0 interrupt request edge detection
input 01: Interrupt request is detected on rising edge of input 10: Interrupt request is detected on both of falling a rising edge of IRQ0 input	14	IRQ0ES0	0	R/W	mode.
input 10: Interrupt request is detected on both of falling rising edge of IRQ0 input					00: Interrupt request is detected on falling edge of IRQ0 input
rising edge of IRQ0 input					01: Interrupt request is detected on rising edge of IRQ0 input
11: Cannot be set					 Interrupt request is detected on both of falling and rising edge of IRQ0 input
					11: Cannot be set

Section 6 Interrupt Controller (INTC)

Bit	Bit Name	Initial Value	R/W	Description
13	IRQ1ES1	0	R/W	This bit sets the IRQ1 interrupt request edge detection
12	IRQ1ES0	0	R/W	mode.
				00: Interrupt request is detected on falling edge of IRQ1 input
				01: Interrupt request is detected on rising edge of IRQ1 input
				 Interrupt request is detected on both of falling and rising edge of IRQ1 input
				11: Cannot be set
11 10	IRQ2ES1 IRQ2ES0	0 0	R/W R/W	This bit sets the IRQ2 interrupt request edge detection mode.
10	INQ2LOU	0	10,00	00: Interrupt request is detected on falling edge of IRQ2 input
				01: Interrupt request is detected on rising edge of IRQ2 input
				 Interrupt request is detected on both of falling and rising edge of IRQ2 input
				11: Cannot be set
9	IRQ3ES1	0	R/W	This bit sets the IRQ3 interrupt request edge detection
8	IRQ3ES0	0	R/W	mode.
				00: Interrupt request is detected on falling edge of IRQ3 input
				01: Interrupt request is detected on rising edge of IRQ3 input
				 Interrupt request is detected on both of falling and rising edge of IRQ3 input
				11: Cannot be set
7 to 0		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

6.3.3 IRQ Status Register (ISR)

ISR is a 16-bit register that indicates the interrupt request status of the external interrupt input pins $\overline{IRQ0}$ to $\overline{IRQ3}$. When IRQ interrupts are set to edge detection, held interrupt requests can be withdrawn by writing 0 to IRQnF after reading IRQnF = 1.

Bit	Bit Name	Initial Value	R/W	Description	
15 to	_	All 0	R	Reserved	
8				These bits are always read as 0. The write value should always be 0.	
7	IRQ0F	0	R/W	IRQ0 to IRQ3 Flags	
6	IRQ1F	0	R/W	These bits display the IRQ0 to IRQ3 interrupt request	
5	IRQ2F	0	R/W	status.	
4	IRQ3F	0	R/W	[Setting condition]	
				 When interrupt source that is selected by ICR1 and ICR2 has occurred. [Clearing conditions] 	
				 When 0 is written after reading IRQnF = 1 	
				 When interrupt exception processing has been executed at high level of IRQn input under the low level detection mode. 	
				 When IRQn interrupt exception processing has been executed under the edge detection mode of falling edge, rising edge or both of falling and rising edge. When the DISEL bit of DTMR of DTC is 0, after DTC 	
				has been started by IRQn interrupt.	
3 to 0	_	All 0	R/W	Reserved	
				These bits are always read as 0. The write value should always be 0.	

6.3.4 Interrupt Priority Registers A, D to K (IPRA, IPRD to IPRK)

Interrupt priority registers are nine 16-bit readable/writable registers that set priority levels from 0 to 15 for interrupts except NMI. For the correspondence between interrupt request sources and IPR, refer to table 6.2 Interrupt Request Sources, Vector Address, and Interrupt Priority Level. Each of the corresponding interrupt priority ranks are established by setting a value from H'0 to H'F in each of the four-bit groups 15 to 12, 11 to 8, 7 to 4 and 3 to 0. Reserved bits that are not assigned should be set H'0 (B'0000.)

Bit	Bit Name	Initial Value	R/W	Description
15	IPR15	0	R/W	These bits set priority levels for the corresponding
14	IPR14	0	R/W	interrupt source.
13	IPR13	0	R/W	0000: Priority level 0 (lowest)
12	IPR12	0	R/W	 0001: Priority level 1 0010: Priority level 2 0011: Priority level 3 0100: Priority level 4 0101: Priority level 5 0110: Priority level 6 0111: Priority level 7 1000: Priority level 8 1001: Priority level 9 1010: Priority level 10 1011: Priority level 11 1100: Priority level 12 1101: Priority level 13 1110: Priority level 14 1111: Priority level 15 (highest)



Bit	Bit Name	Initial Value	R/W	Description
11	IPR11	0	R/W	These bits set priority levels for the corresponding
10	IPR10	0	R/W	interrupt source.
9	IPR9	0	R/W	0000: Priority level 0 (lowest)
8	IPR8	0	R/W	0001:Priority level 10010:Priority level 20011:Priority level 30100:Priority level 40101:Priority level 50110:Priority level 60111:Priority level 71000:Priority level 81001:Priority level 91010:Priority level 101011:Priority level 111100:Priority level 121101:Priority level 131110:Priority level 141111:Priority level 15 (highest)
7	IPR7	0	R/W	These bits set priority levels for the corresponding
6	IPR6	0	R/W	interrupt source.
5	IPR5	0	R/W	0000: Priority level 0 (lowest)
5 4	IPR5 IPR4	0	R/W R/W	 0001: Priority level 0 (lowest) 0001: Priority level 1 0010: Priority level 2 0011: Priority level 3 0100: Priority level 4 0101: Priority level 5 0110: Priority level 6 0111: Priority level 7 1000: Priority level 8 1001: Priority level 9 1010: Priority level 10 1011: Priority level 11 1100: Priority level 12 1101: Priority level 13 1110: Priority level 14 1111: Priority level 15 (highest)

Bit	Bit Name	Initial Value	R/W	Description
3	IPR3	0	R/W	These bits set priority levels for the corresponding
2	IPR2	0	R/W	interrupt source.
1	IPR1	0	R/W	0000: Priority level 0 (lowest)
0	IPRO	0	R/W	 0001: Priority level 1 0010: Priority level 2 0011: Priority level 3 0100: Priority level 4 0101: Priority level 5 0110: Priority level 6 0111: Priority level 7 1000: Priority level 8 1001: Priority level 9 1010: Priority level 10 1011: Priority level 11 1100: Priority level 12 1101: Priority level 13 1110: Priority level 14 1111: Priority level 15 (highest)

Note: Name in the tables above is represented by a general name. Name in the list of register is, on the other hand, represented by a module name.



6.4 Interrupt Sources

6.4.1 External Interrupts

There are four types of interrupt sources: NMI, user breaks, IRQ, and on-chip peripheral modules. Each interrupt has a priority expressed as a priority level (0 to 16, with 0 the lowest and 16 the highest). Giving an interrupt a priority level of 0 masks it.

NMI Interrupts: The NMI interrupt has priority 16 and is always accepted. Input at the NMI pin is detected by edge. Use the NMI edge select bit (NMIE) in the interrupt control register 1 (ICR1) to select either the rising or falling edge. NMI interrupt exception processing sets the interrupt mask level bits (I3–I0) in the status register (SR) to level 15.

IRQ3 to IRQ0 Interrupts: IRQ interrupts are requested by input from pins $\overline{IRQ0}$ – $\overline{IRQ3}$. Set the IRQ sense select bits (IRQ0S–IRQ3S) of the interrupt control register 1 (ICR1) and IRQ edge select bit (IRQ0ES[1:0]–IRQ3ES[1:0]) of the interrupt control register 2 (ICR2) to select low level detection, falling edge detection, or rising edge detection for each pin. The priority level can be set from 0 to 15 for each pin using the interrupt priority registers A (IPRA).

When IRQ interrupts are set to low level detection, an interrupt request signal is sent to the INTC during the period the IRQ pin is low level. Interrupt request signals are not sent to the INTC when the IRQ pin becomes high level. Interrupt request levels can be confirmed by reading the IRQ flags (IRQ0F–IRQ3F) of the IRQ status register (ISR).

When IRQ interrupts are set to falling edge detection, interrupt request signals are sent to the INTC upon detecting a change on the IRQ pin from high to low level. The results of detection for IRQ interrupt request are maintained until the interrupt request is accepted. It is possible to confirm that IRQ interrupt requests have been detected by reading the IRQ flags (IRQ0F–IRQ3F) of the IRQ status register (ISR), and by writing a 0 after reading a 1, IRQ interrupt request detection results can be withdrawn.

In IRQ interrupt exception processing, the interrupt mask bits (I3–I0) of the status register (SR) are set to the priority level value of the accepted IRQ interrupt. Figure 6.2 shows the block diagram of this IRQ3 to IRQ0 interrupts.




Figure 6.2 Block Diagram of IRQ3 to IRQ0 Interrupts Control

6.4.2 On-Chip Peripheral Module Interrupts

On-chip peripheral module interrupts are interrupts generated by the following on-chip peripheral modules.

As a different interrupt vector is assigned to each interrupt source, the exception service routine does not have to decide which interrupt has occurred. Priority levels between 0 and 15 can be assigned to individual on-chip peripheral modules in interrupt priority registers A, D to K (IPRA, IPRD to IPRK). On-chip peripheral module interrupt exception processing sets the interrupt mask level bits (I3–I0) in the status register (SR) to the priority level value of the on-chip peripheral module interrupt that was accepted.

6.4.3 User Break Interrupt

A user break interrupt has a priority of level 15, and occurs when the break condition set in the user break controller (UBC) is satisfied. User break interrupt requests are detected by edge and are held until accepted. User break interrupt exception processing sets the interrupt mask level bits (I3–I0) in the status register (SR) to level 15. For more details about the user break interrupt, see Section 7, User Break Controller (UBC).



6.5 Interrupt Exception Processing Vectors Table

Table 6.2 lists interrupt sources and their vector numbers, vector table address offsets and interrupt priorities.

Each interrupt source is allocated a different vector number and vector table address offset. Vector table addresses are calculated from the vector numbers and address offsets. In interrupt exception processing, the exception service routine start address is fetched from the vector table indicated by the vector table address. For the details of calculation of vector table address, see table 5.4, Calculating Exception Processing Vector Table Addresses in the section 5 Exception Processing.

IRQ interrupts and on-chip peripheral module interrupt priorities can be set freely between 0 and 15 for each pin or module by setting interrupt priority registers A–K (IPRA–IPRK). However, the smaller vector number has interrupt source, the higher priority ranking is assigned among two or more interrupt sources specified by the same IPR, and the priority ranking cannot be changed. A power-on reset assigns priority level 0 to IRQ interrupts and on-chip peripheral module interrupts. If the same priority level is assigned to two or more interrupt sources and interrupts from those sources occur simultaneously, they are processed by the default priority order indicated in table 6.2.

Table 6.2	Interrupt Exception Processing Vectors and Priorities
-----------	---

Interrupt Source	Name	Vector No.	Vector Table Starting Address	IPR	Default Priority
External pin	NMI	11	H'0000002C		High
User break		12	H'0000030	_	_ ♦
	Reserved by system	14	H'0000038	_	-
	Reserved by system	15	H'000003C	_	-
Interrupts	IRQ0	64	H'00000100	IPRA15–IPRA12	-
	IRQ1	65	H'00000104	IPRA11–IPRA8	-
	IRQ2	66	H'00000108	IPRA7–IPRA4	-
	IRQ3	67	H'0000010C	IPRA3–IPRA0	-
	Reserved by system	68	H'00000110	_	-
	Reserved by system	69	H'00000114	_	-
	Reserved by system	70	H'00000118	_	-
	Reserved by system	71	H'0000011C	_	-
	Reserved by system	72	H'00000120	_	-
	Reserved by system	76	H'00000130		-
	Reserved by system	80	H'00000140	_	-
	Reserved by system	84	H'00000150	_	-
MTU channel 0	TGIA_0	88	H'00000160	IPRD15–IPRD12	-
	TGIB_0	89	H'00000164	_	
	TGIC_0	90	H'00000168	_	
	TGID_0	91	H'0000016C	_	
	TCIV_0	92	H'00000170	IPRD11–IPRD8	-
MTU channel 1	TGIA_1	96	H'00000180	IPRD7–IPRD4	-
	TGIB_1	97	H'00000184	_	
	TCIV_1	100	H'00000190	IPRD3-IPRD0	-
	TCIU_1	101	H'00000194	_	
MTU channel 2	TGIA_2	104	H'000001A0	IPRE15–IPRE12	-
	TGIB_2	105	H'000001A4	_	
	TCIV_2	108	H'000001B0	IPRE11–IPRE8	-
	TCIU_2	109	H'000001B4	_	Low

Interrupt Source	Name	Vector No.	Vector Table Starting Address	IPR	Default Priority
MTU channel 3	TGIA_3	112	H'000001C0	IPRE7–IPRE4	High
	TGIB_3	113	H'000001C4	_	1
	TGIC_3	114	H'000001C8	_	
	TGID_3	115	H'000001CC	_	
	TCIV_3	116	H'000001D0	IPRE3-IPRE0	_
MTU channel 4	TGIA_4	120	H'000001E0	IPRF15-IPRF12	_
	TGIB_4	121	H'000001E4	_	
	TGIC_4	122	H'000001E8	_	
	TGID_4	123	H'000001EC	_	
	TCIV_4	124	H'000001F0	IPRF11–IPRF8	_
	Reserved by system	128–135	H'00000200– H'0000021C		_
A/D	ADI0	136	H'00000220	IPRG15–IPRG12	_
	ADI1	137	H'00000224	_	
DTC	SWDTEND	140	H'00000230	IPRG11–IPRG8	_
CMT	CMI0	144	H'00000240	IPRG7–IPRG4	_
	CMI1	148	H'00000250	IPRG3–IPRG0	_
Watchdog timer	ITI	152	H'00000260	IPRH15–IPRH12	-
	Reserved by system	153	H'00000264		_
I/O (MTU)	MTUPOE	156	H'00000270	IPRH11–IPRH8	-
	Reserved by system	160–167	H'00000290– H'0000029C		-
SCI channel 2	ERI_2	168	H'000002A0	IPRI15–IPRI12	-
	RXI_2	169	H'000002A4	_	
	TXI_2	170	H'000002A8	_	
	TEI_2	171	H'000002AC	_	
SCI channel 3	ERI_3	172	H'000002B0	IPRI11–IPRI8	-
	RXI_3	173	H'000002B4	_	
	TXI_3	174	H'000002B8	_	
	TEI_3	175	H'000002BC	_	
	Reserved by system	176–179	H'000002C0– H'000002CC	—	_ Low

Section 6	Interrupt Controller	(INTC)
-----------	----------------------	--------

Interrupt Source	Name	Vector No.	Vector Table Starting Address	IPR	Default Priority
MMT	TGIM	180	H'000002D0	IPRI3-IPRI0	High
	TGIN	181	H'000002D4	_	1
A/D2	ADI2	184	H'000002E0	IPRJ15–IPRJ12	_
_	Reserved by system	188–196	H'000002F0– H'00000310		_
I/O (MMT)	MMTPOE	200	H'00000320	IPRK15–IPRK12	_
—	Reserved by system	204–212	H'00000330– H'000003DC		Low


6.6 Interrupt Operation

6.6.1 Interrupt Sequence

The sequence of interrupt operations is explained below. Figure 6.3 is a flowchart of the operations.

- 1. The interrupt request sources send interrupt request signals to the interrupt controller.
- 2. The interrupt controller selects the highest priority interrupt in the interrupt requests sent, according to the priority levels set in interrupt priority level setting registers A–K (IPRA–IPRK). Interrupts that have lower-priority than that of the selected interrupt are ignored.* If interrupts that have the same priority level or interrupts within a same module occur simultaneously, the interrupt with the highest priority is selected according to the default priority order indicated in table 6.2.
- 3. The interrupt controller compares the priority level of the selected interrupt request with the interrupt mask bits (I3–I0) in the CPU's status register (SR). If the request priority level is equal to or less than the level set in I3–I0, the request is ignored. If the request priority level is higher than the level in bits I3–I0, the interrupt controller accepts the interrupt and sends an interrupt request signal to the CPU.
- 4. When the interrupt controller accepts an interrupt, a low level is output from the $\overline{\text{IRQOUT}}$ pin.
- 5. The CPU detects the interrupt request sent from the interrupt controller when CPU decodes the instruction to be executed. Instead of executing the decoded instruction, the CPU starts interrupt exception processing (figure 6.5).
- 6. SR and PC are saved onto the stack.
- 7. The priority level of the accepted interrupt is copied to the interrupt mask level bits (I3–I0) in the status register (SR).

- 8. When the accepted interrupt is sensed by level or is from an on-chip peripheral module, a high level is output from the IRQOUT pin. When the accepted interrupt is sensed by edge, a high level is output from the IRQOUT pin at the moment when the CPU starts interrupt exception processing instead of instruction execution as noted in (5) above. However, if the interrupt controller accepts an interrupt with a higher priority than the interrupt just to be accepting, the IRQOUT pin holds low level.
- 9. The CPU reads the start address of the exception service routine from the exception vector table for the accepted interrupt, jumps to that address, and starts executing the program. This jump is not a delay branch.
- Note: * Interrupt requests that are designated as edge-detect type are held pending until the interrupt requests are accepted. IRQ interrupts, however, can be cancelled by accessing the IRQ status register (ISR). Interrupts held pending due to edge detection are cleared by a power-on reset or a manual reset.



2. When the accepted interrupt is sensed by edge, a high level is output from the IRQOUT pin at the moment when the CPU starts interrupt exception processing instead of instruction execution (namely, before saving SR to stack). However, if the interrupt cortoller accepts an interrupt with a higher priority than the interrupt just to be accepted and has output an interrupt request to the CPU, the IRQOUT pin holds low level.

Figure 6.3 Interrupt Sequence Flowchart

Rev. 4.00 Dec 05, 2005 page 84 of 564 REJ09B0270-0400

6.6.2 Stack after Interrupt Exception Processing




Figure 6.4 shows the stack after interrupt exception processing.



6.7 Interrupt Response Time

Table 6.3 lists the interrupt response time, which is the time from the occurrence of an interrupt request until the interrupt exception processing starts and fetching of the first instruction of the interrupt service routine begins. Figure 6.5 shows an example of the pipeline operation when an IRQ interrupt is accepted.

Table 6.3 Interrupt Response Time

		Numbe	r of States						
		NMI, Peripheral		_					
ltem		Module	IRQ	Remarks					
DTC activ	e judgment	0 or 1	1	1 state required for interrupt signals for which DTC activation is possible					
	priority judgment arison with SR	2	3						
	ompletion of currently being by CPU	X (≥ 0)	X (≥ 0)	The longest sequence is for interrupt or address- error exception processing (X = 4 + m1 + m2 + m3 + m4). If an interrupt- masking instruction follows, however, the time may be even longer.					
first instru	exception g until fetch of	5 + m1 + m2 + m3	5 + m1 + m2 + m3	Performs the saving PC and SR, and vector address fetch.					
Interrupt response	Total:	(7 or 8) + m1 + m2 + m3+X	9 + m1 + m2 + m3 + X						
time	Minimum:	10	12	0.25 0.3 µs at 40 MHz					
	Maximum:	12 + 2 (m1 + m2 + m3) + m4	13 + 2 (m1 + m2 + m3) + m4	0.48 µs at 40 MHz*					
Note: *	0.48 µs at 40 Mł	Hz is the value in the	case that m1 = m2 =	m3 = m4 = 1.					
	m1-m4 are the	m1-m4 are the number of states needed for the following memory accesses.							
	m1: SR save (lo	1: SR save (longword write)							
		m2: PC save (longword write)							
	m3: Vector address read (longword read)								

m4: Fetch first instruction of interrupt service routine




Figure 6.5 Example of the Pipeline Operation when an IRQ Interrupt is Accepted

6.8 Data Transfer with Interrupt Request Signals

The following data transfers can be done using interrupt request signals:

• Activate DTC only, CPU interrupts according to DTC settings

The INTC masks CPU interrupts when the corresponding DTE bit is 1. The conditions for clearing DTE and interrupt source flag are listed below.

DTE clear condition = DTC transfer end • DTECLR Interrupt source flag clear condition = DTC transfer end • $\overline{\text{DTECLR}}$

Where: DTECLR = DISEL + counter 0.

Figure 6.6 shows a control block diagram.




Figure 6.6 Interrupt Control Block Diagram

6.8.1 Handling Interrupt Request Signals as Sources for DTC Activating and CPU Interrupt

- 1. For DTC, set the corresponding DTE bits and DISEL bits to 1.
- 2. Activating sources are applied to the DTC when interrupts occur.
- 3. When the DTC performs a data transfer, it clears the DTE bit to 0 and sends an interrupt request to the CPU. The activating source is not cleared.
- 4. The CPU clears interrupt sources in the interrupt processing routine then confirms the transfer counter value. When the transfer counter value is not 0, the CPU sets the DTE bit to 1 and allows the next data transfer. If the transfer counter value = 0, the CPU performs the necessary end processing in the interrupt processing routine.

6.8.2 Handling Interrupt Request Signals as Source for DTC Activating, but Not CPU Interrupt

- 1. For DTC, set the corresponding DTE bits to 1 and clear the DISEL bits to 0.
- 2. Activating sources are applied to the DTC when interrupts occur.
- 3. When the DTC performs a data transfer, it clears the activating source. An interrupt request is not sent to the CPU, because the DTE bit is hold to 1.
- 4. However, when the transfer counter value = 0 the DTE bit is cleared to 0 and an interrupt request is sent to the CPU.
- 5. The CPU performs the necessary end processing in the interrupt processing routine.



6.8.3 Handling Interrupt Request Signals as Source for CPU Interrupt but Not DTC Activating

- 1. For DTC, clear the corresponding DTE bits to 0.
- 2. When interrupts occur, interrupt requests are sent to the CPU.
- 3. The CPU clears the interrupt source and performs the necessary processing in the interrupt processing routine.




Section 7 User Break Controller (UBC)

The user break controller (UBC) provides functions that make program debugging easier. By setting break conditions in the UBC, a user break interrupt is generated according to the contents of the bus cycle generated by the CPU or DTC. This function makes it easy to design an effective self-monitoring debugger, and customers of the chip can easily debug their programs without using a large in-circuit emulator.

7.1 Overview

- There are 5 types of break compare conditions as follows:
 - Address
 - CPU cycle or DTC cycle
 - Instruction fetch or data access
 - Read or write
 - Operand size: longword/word/byte
- User break interrupt generated upon satisfying break conditions
- User break interrupt generated before an instruction is executed by selecting break in the CPU instruction fetch.
- Satisfaction of a break condition can be output to the UBCTRG pin.
- Module standby mode can be set






Figure 7.1 User Break Controller Block Diagram



7.2 **Register Descriptions**

The UBC has the following registers. For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

- User break address register H (UBARH)
- User break address register L (UBARL)
- User break address mask register H (UBAMRH)
- User break address mask register L (UBAMRL)
- User break bus cycle register (UBBR)
- User break control register (UBCR)

7.2.1 User Break Address Register (UBAR)

The user break address register (UBAR) consists of two registers: user break address register H (UBARH) and user break address register L (UBARL). Both are 16-bit readable/writable registers. UBARH specifies the upper bits (bits 31 to 16) of the address for the break condition, while UBARL specifies the lower bits (bits 15 to 0). The initial value of UBAR is H'00000000.

- UBARH Bits 15 to 0: specifies user break address 31 to 16 (UBA31 to UBA16)
- UBARL Bits 15 to 0: specifies user break address 15 to 0 (UBA15 to UBA0)

7.2.2 User Break Address Mask Register (UBAMR)

The user break address mask register (UBAMR) consists of two registers: user break address mask register H (UBAMRH) and user break address mask register L (UBAMRL). Both are 16-bit readable/writable registers. UBAMRH specifies whether to mask any of the break address bits set in UBARH, and UBAMRL specifies whether to mask any of the break address bits set in UBARL.

- UBAMRH Bits 15 to 0: specifies user break address mask 31 to 16 (UBM31 to UBM16)
- UBAMRL Bits 15 to 0: specifies user break address mask 15 to 0 (UBM15 to UBM0)

Section 7 User Break Controller (UBC)

Bit	Bit Name	Initial Value	R/W	Description
UBAMRH15 to	UBM31 to	All 0	R/W	User Break Address Mask 31 to 16
UBAMRH 0	UBM16		0: Corresponding UBA bit is included in the break conditions	
				1: Corresponding UBA bit is not included in the break conditions
UBAMRL15 to		All 0	R/W	User Break Address Mask 15 to 0
UBAMRL0				0: Corresponding UBA bit is included in the break conditions
				1: Corresponding UBA bit is not included in the break conditions

7.2.3 User Break Bus Cycle Register (UBBR)

The user break bus cycle register (UBBR) is a 16-bit readable/writable register that sets the four break conditions.

Bit	Bit Name	Initial Value	R/W	Description
15 to	_	All 0	R	Reserved
8				These bits are always read as 0. The write value should always be 0.
7	CP1	0	R/W	CPU Cycle/DTC Cycle Select 1 and 0
6	CP0	0	R/W	These bits specify break conditions for CPU cycles or DTC cycles.
				00: No user break interrupt occurs
				01: Break on CPU cycles
				10: Break on DTC cycles
_				11: Break on both CPU and DTC cycles



Bit	Bit Name	Initial Value	R/W	Description
5	ID1	0	R/W	Instruction Fetch/Data Access Select1 and 0
4	ID0	0	R/W	These bits select whether to break on instruction fetch and/or data access cycles.
				00: No user break interrupt occurs
				01: Break on instruction fetch cycles
				10: Break on data access cycles
				11: Break on both instruction fetch and data access cycles
3	RW1	0	R/W	Read/Write Select 1 and 0
2	RW0	0	R/W	These bits select whether to break on read and/or write cycles
				00: No user break interrupt occurs
				01: Break on read cycles
				10: Break on write cycles
				11: Break on both read and write cycles
1	SZ1	0	R/W	Operand Size Select 1 and 0*
0	SZ0	0	R/W	These bits select operand size as a break condition.
				00: Operand size is not a break condition
				01: Break on byte access
				10: Break on word access
				11: Break on longword access

When breaking on an instruction fetch, clear the SZ0 bit to 0. All instructions are considered to be accessed in word-size (even when there are instructions in on-chip memory and two instruction fetches are performed simultaneously in one bus cycle).
 Operand size is word for instructions or determined by the operand size specified for the CPU/DTC data access. It is not determined by the bus width of the space being accessed.

7.2.4 User Break Control Register (UBCR)

The user break control register (UBCR) is a 16-bit readable/writable register that (1) enables or disables user break interrupts and (2) sets the pulse width of the $\overline{\text{UBCTRG}}$ signal output in the event of a break condition match.

Rit Namo	Initial Value	D/M	Description
Dit Name			Reserved
	All U	N	Reserved
			These bits are always read as 0. The write value should always be 0.
CKS1	0	R/W	Clock Select 1 and 0
CKS0	0	R/W	These bits specify the pulse width of the UBCTRG signal output in the event of a condition match.
			00: $\overline{\text{UBCTRG}}$ pulse width is ϕ
			01: UBCTRG pulse width is
			10: UBCTRG pulse width is φ/8
			11: UBCTRG pulse width is
			Note:
UBID	0	R/W	User Break Disable
			Enables or disables user break interrupt request generation in the event of a user break condition match.
			0: User break interrupt request is enabled
			1: User break interrupt request is disabled
	CKS0	Bit NameValue—All 0CKS10CKS00	Bit NameValueR/W—All 0RCKS10R/WCKS00R/W




7.3 Operation

7.3.1 Flow of the User Break Operation

The flow from setting of break conditions to user break interrupt exception processing is described below:

- 1. The user break addresses are set in the user break address register (UBAR), the desired masked bits in the addresses are set in the user break address mask register (UBAMR) and the breaking bus cycle type is set in the user break bus cycle register (UBBR). If even one of the three groups of the UBBR's CPU cycle/DTC cycle select bits (CP1, CP0), instruction fetch/data access select bits (ID1, ID0), and read/write select bits (RW1, RW0) is set to 00 (no user break generated), no user break interrupt will be generated even if all other conditions are satisfied. When using user break interrupts, always be certain to establish bit conditions for all of these three groups.
- 2. The UBC uses the method shown in figure 7.2 to determine whether set conditions have been satisfied or not. When the set conditions are satisfied, the UBC sends a user break interrupt request signal to the interrupt controller (INTC). At the same time, a condition match signal is output at the UBCTRG pin with the pulse width set in bits CKS1 and CKS0.
- 3. The interrupt controller checks the accepted user break interrupt request signal's priority level. The user break interrupt has priority level 15, so it is accepted only if the interrupt mask level in bits I3–I0 in the status register (SR) is 14 or lower. When the I3–I0 bit level is 15, the user break interrupt cannot be accepted but it is held pending until user break interrupt exception processing can be carried out. Consequently, user break interrupts within NMI exception service routines cannot be accepted, since the I3–I0 bit level is 15. However, if the I3–I0 bit level is changed to 14 or lower at the start of the NMI exception service routine, user break interrupts become acceptable thereafter. See Section 6 Interrupt Controller (INTC) for the details on the handling of priority levels.
- 4. The INTC sends the user break interrupt request signal to the CPU, which begins user break interrupt exception processing upon receipt. See Section 6.6 Interrupt Operation, for the details on interrupt exception processing.





Rev. 4.00 Dec 05, 2005 page 98 of 564 REJ09B0270-0400

7.3.2 Break on On-Chip Memory Instruction Fetch Cycle

Data in on-chip memory (on-chip ROM and/or RAM) is always accessed as 32-bits data in one bus cycle. Therefore, two instructions can be retrieved in one bus cycle when fetching instructions from on-chip memory. At such times, only one bus cycle is generated, but it is possible to cause independent breaks by setting the start addresses of both instructions in the user break address register (UBAR). In other words, when wanting to effect a break using the latter of two addresses retrieved in one bus cycle, set the start address of that instruction in UBAR. The break will occur after execution of the former instruction.

7.3.3 Program Counter (PC) Values Saved

Break on Instruction Fetch: The program counter (PC) value saved to the stack in user break interrupt exception processing is the address that matches the break condition. The user break interrupt is generated before the fetched instruction is executed. If a break condition is set in an instruction fetch cycle placed immediately after a delayed branch instruction (delay slot), or on an instruction that follows an interrupt-disabled instruction, however, the user break interrupt is not accepted immediately, but the break condition establishing instruction is executed. The user break interrupt is accepted after execution of the instruction that has accepted the interrupt. In this case, the PC value saved is the start address of the instruction that will be executed after the instruction that has accepted the interrupt.

Break on Data Access (CPU/DTC): The program counter (PC) value is the top address of the next instruction after the last instruction executed before the user break exception processing started. When data access (CPU/DTC) is set as a break condition, the place where the break will occur cannot be specified exactly. The break will occur at the instruction fetched close to where the data access that is to receive the break occurs.

7.4 Examples of Use

Break on CPU Instruction Fetch Cycle

1.	Register settings:	UBARH = H'0000
		UBARL = H'0404
		UBBR = H'0054
		UBCR = H'0000
	Conditions set:	Address: H'00000404
		Bus cycle: CPU, instruction fetch, read
		(operand size is not included in conditions)
		Interrupt requests enabled

A user break interrupt will occur before the instruction at address H'00000404. If it is possible for the instruction at H'00000402 to accept an interrupt, the user break exception processing will be executed after execution of that instruction. The instruction at H'00000404 is not executed. The PC value saved is H'00000404.

2.	Register settings:	UBARH = H'0015
		UBARL = H'389C
		UBBR = H'0058
		UBCR = H'0000
	Conditions set:	Address: H'0015389C
		Bus cycle: CPU, instruction fetch, write
		(operand size is not included in conditions)
		Interrupt requests enabled

A user break interrupt does not occur because the instruction fetch cycle is not a write cycle.

3.	Register settings:	UBARH = H'0003
		UBARL = H'0147
		UBBR = H'0054
		UBCR = H'0000
	Conditions set:	Address: H'00030147
		Bus cycle: CPU, instruction fetch, read
		(operand size is not included in conditions)
		Interrupt requests enabled

A user break interrupt does not occur because the instruction fetch was performed for an even address. However, if the first instruction fetch address after the branch is an odd address set by these conditions, user break interrupt exception processing will be carried out after address error exception processing.

Break on CPU Data Access Cycle

1.	Register settings:	UBARH = H'0012
		UBARL = H'3456
		UBBR = H'006A
		UBCR = H'0000
	Conditions set:	Address: H'00123456
		Bus cycle: CPU, data access, write, word
		Interrupt requests enabled

A user break interrupt occurs when word data is written into address H'00123456.

2.	Register settings:	UBARH = H'00A8
		UBARL = H'0391
		UBBR = H'0066
		UBCR = H'0000
	Conditions set:	Address: H'00A80391
		Bus cycle: CPU, data access, read, word
		Interrupt requests enabled

A user break interrupt does not occur because the word access was performed on an even address.

Break on DTC Cycle

1. Regis	ster settings:	UBARH = H'0076
		UBARL = H'BCDC
		UBBR = H'00A7
		UBCR = H'0000
Cond	itions set:	Address: H'0076BCDC
		Bus cycle: DTC, data access, read, longword
		Interrupt requests enabled
A use	er break inter	rupt occurs when longword data is read from address H'0076BCDC.

2. Register settings: UBARH = H'0023 UBARL = H'45C8 UBBR = H'0094 UBCR = H'0000
Conditions set: Address: H'002345C8 Bus cycle: DTC, instruction fetch, read (operand size is not included in conditions) Interrupt requests enabled

A user break interrupt does not occur because no instruction fetch is performed in the DTC cycle.

7.5 Usage Notes

7.5.1 Simultaneous Fetching of Two Instructions

Two instructions may be simultaneously fetched in instruction fetch operation. Once a break condition is set on the latter of these two instructions, a user break interrupt will occur before the latter instruction, even though the contents of the UBC registers are modified to change the break conditions immediately after the fetching of the former instruction.

7.5.2 Instruction Fetches at Branches

When a conditional branch instruction or TRAPA instruction causes a branch, the order of instruction fetching and execution is as follows:

- 1. When branching with a conditional branch instruction:BT and BF instructionsWhen branching with a TRAPA instruction:TRAPA instruction
 - a. Instruction fetch order

Branch instruction fetch \rightarrow next instruction overrun fetch \rightarrow overrun fetch of instruction after the next \rightarrow branch destination instruction fetch

b. Instruction execution order

Branch instruction execution \rightarrow branch destination instruction execution

- 2. When branching with a delayed conditional branch instruction: BT/S and BF/S instructions
 - a. Instruction fetch order

Branch instruction fetch \rightarrow next instruction fetch (delay slot) \rightarrow overrun fetch of instruction after the next \rightarrow branch destination instruction fetch

b. Instruction execution order

Branch instruction execution \rightarrow delay slot instruction execution \rightarrow branch destination instruction execution

Thus, when a conditional branch instruction or TRAPA instruction causes a branch, the branch destination instruction will be fetched after an overrun fetch of the next instruction or the instruction after the next. However, as the instruction that is the object of the break does not break until fetching and execution of the instruction have been confirmed, the overrun fetches described above do not become objects of a break.

If data accesses are also included in break conditions besides instruction fetch, a break will occur because the instruction overrun fetch is also regarded as satisfying the data break condition.

7.5.3 Contention between User Break and Exception Processing

If a user break is set for the fetch of a particular instruction, and exception processing with higher priority than a user break is in contention and is accepted in the decode stage for that instruction (or the next instruction), user break exception processing may not be performed after completion of the higher-priority exception service routine (on return by RTE).

Thus, if a user break condition is specified to the branch destination instruction fetch after a branch (BRA, BRAF, BT, BF, BT/S, BF/S, BSR, BSRF, JMP, JSR, RTS, RTE, exception processing), and that branch instruction accepts an exception processing with higher priority than a user break interrupt, user break exception processing is not performed after completion of the exception service routine.

Therefore, a user break condition should not be set for the fetch of the branch destination instruction after a branch.

7.5.4 Break at Non-Delay Branch Instruction Jump Destination

When a branch instruction without delay slot (including exception processing) jumps to the destination instruction by executing the branch, a user break will not be generated even if a user break condition has been set for the first jump destination instruction fetch.

7.5.5 User Break Trigger Output

Information on internal bus condition matches monitored by the UBC is output as UBCTRG. The trigger width can be set with clock select bits 1 and 0 (CKS1, CKS0) in the user break control register (UBCR).

If a condition match occurs again during trigger output, the $\overline{\text{UBCTRG}}$ pin continues to output a low level, and outputs a pulse of the length set in bits CKS1 and CKS0 from the cycle in which the last condition match occurs.

The trigger output conditions differ from those in the case of a user break interrupt when a CPU instruction fetch condition is satisfied. When a condition match occurs in an overrun fetch instruction as described in Section 7.5.2, Instruction Fetch at Branches, a user break interrupt is not requested but a trigger is output from the UBCTRG pin.

In other CPU data accesses and DTC bus cycles, pulse is output under the conditions similar to user break interrupt conditions.

Setting the user break interrupt disable (UBID) bit to 1 in UBCR enables trigger output to be monitored externally without requesting a user break interrupt.

7.5.6 Module Standby Mode Setting

The UBC can set the module disable/enable by using the module standby control register 2 (MSTCR2). By releasing the module standby mode, register access becomes to be enabled.

By setting the MSTP0 bit of MSTCR2 to 1, the UBC is in the module standby mode in which the clock supply is halted. See section 21, Power-Down Modes, for further details.



Section 8 Data Transfer Controller (DTC)

This LSI includes a data transfer controller (DTC). The DTC can be activated by an interrupt or software, to transfer data.

Figure 8.1 shows a block diagram of the DTC.

The DTC's register information is stored in the on-chip RAM. When the DTC is used, the RAME bit in SYSCR must be set to 1.

8.1 Features

- Transfer possible over any number of channels
- Three transfer modes
 - Normal, repeat, and block transfer modes available
- One activation source can trigger a number of data transfers (chain transfer)
- Direct specification of 32-bit address space possible
- Activation by software is possible
- Transfer can be set in byte, word, or longword units
- The interrupt that activated the DTC can be requested to the CPU
- Module standby mode can be set




Figure 8.1 Block Diagram of DTC

8.2 **Register Descriptions**

DTC has the following registers.

- DTC mode register (DTMR)
- DTC source address register (DTSAR)
- DTC destination address register (DTDAR)
- DTC initial address register (DTIAR)
- DTC transfer count register A (DTCRA)
- DTC transfer count register B (DTCRB)

These six registers cannot be directly accessed from the CPU.

When activated, the DTC transfer desired set of register information that is stored in an on-chip RAM to the corresponding DTC registers. After the data transfer, it writes a set of updated register information back to the RAM.

- DTC enable register A (DTEA)
- DTC enable register B (DTEB)
- DTC enable register C (DTEC)
- DTC enable register D (DTED)
- DTC enable register E (DTEE)
- DTC enable register F (DTEF)
- DTC control/status register (DTCSR)
- DTC information base register (DTBR)

For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

8.2.1 DTC Mode Register (DTMR)

DTMR is a 16-bit register that selects the DTC operating mode.

Bit	Bit Name	Initial Value	R/W	Description
15	SM1	Undefined		Source Address Mode 1 and 0
14	SM0	Undefined	—	These bits specify a DTSAR operation after a data transfer.
				0x: DTSAR is fixed
				10: DTSAR is incremented after a transfer (by +1 when Sz 1 and 0 = 00; by +2 when Sz 1 and 0 = 01; by +4 when Sz 1 and 0 = 10)
				11: DTSAR is decremented after a transfer (by –1 when Sz 1 and 0 = 00; by –2 when Sz 1 and 0 = 01; by –4 when Sz 1 and 0 = 10)
13	DM1	Undefined		Destination Address Mode 1 and 0
12	DM0	Undefined	—	These bits specify a DTDAR operation after a data transfer.
				0x: DTDAR is fixed
				10: DTDAR is incremented after a transfer (by +1 when Sz 1 and $0 = 00$; by +2 when Sz 1 and $0 = 01$; by +4 when Sz 1 and $0 = 10$)
				 11: DTDAR is decremented after a transfer (by -1 when Sz 1 and 0 = 00; by -2 when Sz 1 and 0 = 01; by -4 when Sz 1 and 0 = 10)
11	MD1	Undefined		DTC Mode 1 and 0
10	MD0	Undefined		These bits specify the DTC transfer mode.
				00: Normal mode
				01: Repeat mode
				10: Block transfer mode
				11: Setting prohibited
9	Sz1	Undefined		DTC Data Transfer Size 1 and 0
8	Sz0	Undefined		Specify the size of data to be transferred.
				00: Byte-size transfer
				01: Word-size transfer
				10: longword-size transfer
				11: Setting prohibited

Bit	Bit Name	Initial Value	R/W	Description
7	DTS	Undefined	_	DTC Transfer Mode Select
				Specifies whether the source or the destination is set to be a repeat area or block area, in repeat mode or block transfer mode.
				0: Destination is repeat area or block area
				1: Source is repeat area or block area
6	CHNE	Undefined	_	DTC Chain Transfer Enable
				When this bit is set to 1, a chain transfer will be performed.
				0: Chain transfer is canceled
				1: Chain transfer is set
				In data transfer with CHNE set to 1, determination of the end of the specified number of transfers, clearing of the activation source flag, and clearing of DTER is not performed.
5	DISEL	Undefined		DTC Interrupt Select
				When this bit is set to 1, a CPU interrupt request is generated for every DTC transfer. When this bit is set to 0, a CPU interrupt request is generated at the time when the specified number of data transfer ends.
4	NMIM	Undefined	_	DTC NMI Mode
				This bit designates whether to terminate transfers when an NMI is input during DTC transfers.
				0: Terminate DTC transfer upon an NMI
				1: Continue DTC transfer until end of transfer being executed
3 to 0		All	_	Reserved
		Undefined		These bits have no effect on DTC operation and should always be written with 0.

X: Don't care

8.2.2 DTC Source Address Register (DTSAR)

The DTC source address register (DTSAR) is a 32-bit register that specifies the DTC transfer source address. Specify an even address in case the transfer size is word; specify a multiple-of-four address in case of longword. The initial value is undefined.

8.2.3 DTC Destination Address Register (DTDAR)

The DTC destination address register (DTDAR) is a 32-bit register that specifies the DTC transfer destination address. Specify an even address in case the transfer size is word; specify a multiple-of-four address in case of longword. The initial value is undefined.

8.2.4 DTC Initial Address Register (DTIAR)

The DTC initial address register (DTIAR) is a 32-bit register that specifies the initial transfer source/transfer destination address in repeat mode. In repeat mode, when the DTS bit is set to 1, specify the initial transfer source address in the repeat area, and when the DTS bit is cleared to 0, specify the initial transfer destination address in the repeat area. The initial value is undefined.

8.2.5 DTC Transfer Count Register A (DTCRA)

DTCRA is a 16-bit register that designates the number of times data is to be transferred by the DTC. The initial value is undefined.

In normal mode, the entire DTCRA functions as a 16-bit transfer counter (1 to 65536). It is decremented by 1 every time data is transferred, and transfer ends when the count reaches H'0000. The number of transfers is 1 when the set value is H'0001, 65535 when it is H'FFFF, and 65536 when it is H'0000.

In repeat mode, DTCRAH maintains the transfer count and DTCRAL functions as an 8-bit transfer counter. The number of transfers is 1 when the set value is DTCRAH = DTCRAL = H'01, 255 when they are H'FF, and 256 when it is H'00.

In block transfer mode, it functions as a 16-bit transfer counter. The number of transfers is 1 when the set value is H'0001, 65535 when it is H'FFFF, and 65536 when it is H'0000.

8.2.6 DTC Transfer Count Register B (DTCRB)

The DTCRB is a 16-bit register that designates the block length in block transfer mode. The block length is 1 when the set value is H'0001, 65535 when it is H'FFFF, and 65536 when it is H'0000. The initial value is undefined.



8.2.7 DTC Enable Registers (DTER)

DTER which is comprised of seven registers, DTEA to DTEF, is a register that specifies DTC activation interrupt sources. The correspondence between interrupt sources and DTE bits is shown in table 8.1.

Bit	Bit Name	Initial Value	R/W	Description
7	DTE*7	0	R/W	DTC Activation Enable 7 to 0
6	DTE*6	0	R/W	Setting this bit to 1 specifies the corresponding interrupt
5	DTE*5	0	R/W	source to a DTC activation source.
4	DTE*4	0	R/W	[Clearing conditions]
3	DTE*3	0	R/W	• When the DISEL bit is 1 and the data transfer has
2	DTE*2	0	R/W	ended
1	DTE*1	0	R/W	 When the specified number of transfers have ended
0	DTE*0	0	R/W	 0 is written to the bit to be cleared after 1 has been read from the bit
				These bits are not cleared when the DISEL bit is 0 and the specified number of transfers have not ended.
				[Setting condition]
				1 is written to the bit to be set after a 0 has been read from the bit
Note:	* The las	t characte	r of the D	TC enable register's name comes here.

Example: DTEB3 in DTEB, etc.

8.2.8 DTC Control/Status Register (DTCSR)

The DTCSR is a 16-bit readable/writable register that disables/enables DTC activation by software and sets the DTC vector addresses for software activation. It also indicates the DTC transfer status.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
14	_	0	R	These bits have no effect on DTC operation and should
13	_	0	R	always be written with 0.
12	—	0	R	
11	—	0	R	
10	NMIF	0	R/(W)*1	NMI Flag Bit
				This bit indicates that an NMI interrupt has occurred.
				0: No NMI interrupts
				[Clearing condition]
				 Write 0 after reading the NMIF bit
				1: NMI interrupt has been generated
				When the NMIF bit is set, DTC transfers are not allowed even if the DTER bit is set to 1. If, however, a transfer has already started with the NMIM bit of the DTMR set to 1, execution will continue until that transfer ends.
9	AE	0	R/(W)*1	Address Error Flag
				This bit indicates that an address error by the DTC has occurred.
				0: No address error by the DTC
				[Clearing condition]
				Write 0 after reading the AE bit
				1: An address error by the DTC occurred
				When the AE bit is set, DTC transfers are not allowed even if the DTER bit is set to 1.
8	SWDTE	0	R/W*2	DTC Software Activation Enable
				Setting this bit to 1 activates DTC.
				0: DTC activation by software disabled
				1: DTC activation by software enabled

Bit	Bit Name	Initial Value	R/W	Description
7	DTVEC7	0	R/W	DTC Software Activation Vectors 7 to 0
6	DTVEC6	0	R/W	These bits specify the lower eight bits of the vector
5	DTVEC5	0	R/W	addresses for DTC activation by software.
4	DTVEC4	0	R/W	A vector address is calculated as H'0400 + DTVEC
3	DTVEC3	0	R/W	(7:0). Always specify 0 for DTVEC0. For example, when DTVEC7 to DTVEC0 = H'10, the vector address is
2	DTVEC2	0	R/W	H'0410. When the bit SWDTE is 0, these bits can be
1	DTVEC1	0	R/W	written to.
0	DTVEC0	0	R/W	

Notes: 1. For the NMIF and AE bits, only a 0 write after a 1 read is possible.

For the SWDTE bit, a 1 write is always possible, but a 0 write is possible only after a 1 is read.

8.2.9 DTC Information Base Register (DTBR)

The DTBR is a 16-bit readable/writable register that specifies the upper 16 bits of the memory address containing DTC transfer information. Always access the DTBR in word or longword units. If it is accessed in byte units the register contents will become undefined at the time of a write, and undefined values will be read out upon reads. The initial value is undefined.

8.3 Operation

8.3.1 Activation Sources

The DTC operates when activated by an interrupt or by a write to DTCSR by software. An interrupt request can be directed to the CPU or DTC, as designated by the corresponding DTER bit. At the end of a data transfer (or the last consecutive transfer in the case of chain transfer), the activation source interrupt flag or corresponding DTER bit is cleared. The activation source flag, in the case of RXI_2, for example, is the RDRF flag of SCI2.

When a DTC is activated by an interrupt, existing CPU mask level and interrupt controller priorities have no effect. If there is more than one activation source at the same time, the DTC operates in accordance with the default priorities.

Figure 8.2 shows a block diagram of activation source control. For details see section 6, Interrupt Controller (INTC).




Figure 8.2 Activating Source Control Block Diagram

8.3.2 Location of Register Information and DTC Vector Table

Figure 8.3 shows the allocation of register information in memory space. The register information start addresses are designated by DTBR for the upper 16 bits, and the DTC vector table for the lower 16 bits.

The allocation in order from the register information start address in normal mode is DTMR, DTCRA, 4 bytes empty (no effect on DTC operation), DTSAR, then DTDAR. In repeat mode it is DTMR, DTCRA, DTIAR, DTSAR, and DTDAR. In block transfer mode, it is DTMR, DTCRA, 2 bytes empty (no effect on DTC operation), DTCRB, DTSAR, then DTDAR.

Fundamentally, certain RAM areas are designated for addresses storing register information.




Figure 8.3 DTC Register Information Allocation in Memory Space

Figure 8.4 shows the correspondence between DTC vector addresses and register information allocation. For each DTC activating source there are 2 bytes in the DTC vector table, which contain the register information start address.

Table 8.1 shows the correspondence between activating sources and vector addresses. When activating with software, the vector address is calculated as H'0400 + DTVEC[7:0].

Through DTC activation, a register information start address is read from the vector table, then register information placed in memory space is read from that register information start address. Always designate register information start addresses in multiples of four.




Figure 8.4 Correspondence between DTC Vector Address and Transfer Information

Activating Source Generator	Activating Source	DTC Vector Address	DTE Bit	Transfer Source	Transfer Destination	Priority
MTU (CH4)	TGI4A	H'00000400	DTEA7	Arbitrary*	Arbitrary*	High
	TGI4B	H'00000402	DTEA6	Arbitrary*	Arbitrary*	_ 1
	TGI4C	H'00000404	DTEA5	Arbitrary*	Arbitrary*	_
	TGI4D	H'00000406	DTEA4	Arbitrary*	Arbitrary*	_
	TGI4V	H'00000408	DTEA3	Arbitrary*	Arbitrary*	_
MTU (CH3)	TGI3A	H'0000040A	DTEA2	Arbitrary*	Arbitrary*	_
	TGI3B	H'0000040C	DTEA1	Arbitrary*	Arbitrary*	_
	TGI3C	H'0000040E	DTEA0	Arbitrary*	Arbitrary*	_
	TGI3D	H'00000410	DTEB7	Arbitrary*	Arbitrary*	_
MTU (CH2)	TGI2A	H'00000412	DTEB6	Arbitrary*	Arbitrary*	_
	TGI2B	H'00000414	DTEB5	Arbitrary*	Arbitrary*	-
MTU (CH1)	TGI1A	H'00000416	DTEB4	Arbitrary*	Arbitrary*	-
	TGI1B	H'00000418	DTEB3	Arbitrary*	Arbitrary*	-
MTU (CH0)	TGI0A	H'0000041A	DTEB2	Arbitrary*	Arbitrary*	-
	TGI0B	H'0000041C	DTEB1	Arbitrary*	Arbitrary*	-
	TGI0C	H'0000041E	DTEB0	Arbitrary*	Arbitrary*	_
	TGI0D	H'00000420	DTEC7	Arbitrary*	Arbitrary*	_
A/D converter (CH0)	ADI0	H'00000422	DTEC6	ADDR	Arbitrary*	_
External pin	IRQ0	H'00000424	DTEC5	Arbitrary*	Arbitrary*	-
	IRQ1	H'00000426	DTEC4	Arbitrary*	Arbitrary*	_
	IRQ2	H'00000428	DTEC3	Arbitrary*	Arbitrary*	-
	IRQ3	H'0000042A	DTEC2	Arbitrary*	Arbitrary*	-
	(Reserved by system)	H'0000042C	DTEC1	Arbitrary*	Arbitrary*	_
	(Reserved by system)	H'0000042E	DTEC0	Arbitrary*	Arbitrary*	_
	(Reserved by system)	H'00000430	DTED7	Arbitrary*	Arbitrary*	_
	(Reserved by system)	H'00000432	DTED6	Arbitrary*	Arbitrary*	Low

 Table 8.1
 Interrupt Sources, DTC Vector Addresses, and Corresponding DTEs

Activating Source Generator	Activating Source	DTC Vector Address	DTE Bit	Transfer Source	Transfer Destination	Priority
CMT (CH0)	CMI0	H'00000434	DTED5	Arbitrary*	Arbitrary*	High
CMT (CH1)	CMI1	H'00000436	DTED4	Arbitrary*	Arbitrary*	_ ↑
Reserved		H'00000438– 00000443		—		
A/D converter (CH1)	ADI1	H'00000444	DTEE5	ADDR	Arbitrary*	_
A/D converter (CH2)	ADI2	H'00000446	DTEE4	ADDR	Arbitrary*	_
SCI2	RXI_2	H'00000448	DTEE3	RDR_2	Arbitrary*	_
	TXI_2	H'0000044A	DTEE2	Arbitrary*	TDR_2	_
SCI3	RXI_3	H'0000044C	DTEE1	RDR_3	Arbitrary*	-
	TXI_3	H'0000044E	DTEE0	Arbitrary*	TDR_3	_
Reserved	—	H'00000450– H'00000453	_	—	_	_
MMT	TGN	H'00000454	DTEF5	Arbitrary*	Arbitrary*	_
	TGM	H'00000456	DTEF4	Arbitrary*	Arbitrary*	-
Reserved	—	H'00000458– H'0000049F	_	_	—	_
Software	Write to DTCSR	H'0400+ DTVEC[7:0]	—	Arbitrary*	Arbitrary*	Low

Note: * On-chip memory, on-chip peripheral modules (excluding DTC)

8.3.3 DTC Operation

Register information is stored in an on-chip RAM. When activated, the DTC reads register information in an on-chip RAM and transfers data. After the data transfer, it writes updated register information back to the RAM.

Pre-storage of register information in the RAM makes it possible to transfer data over any required number of channels. The transfer mode can be specified as normal, repeat, and block transfer mode. Setting the CHNE bit to 1 makes it possible to perform a number of transfers with a single activation source (chain transfer).

The 32-bit DTSAR designates the DTC transfer source address and the 32-bit DTDAR designates the transfer destination address. After each transfer, DTSAR and DTDAR are independently incremented, decremented, or left fixed depending on its register information.




Figure 8.5 DTC Operation Flowchart

ofor Information Write

Normal Mode: Performs the transfer of one byte, one word, or one longword for each activation. The total transfer count is 1 to 65536. Once the specified number of transfers have ended, a CPU interrupt can be requested.

Table 8.2 **Normal Mode Register Functions**

		values written back upon a T	
Register	Function	When DTCRA is other than 1	When DTCRA is 1
DTMR	Operation mode control	DTMR	DTMR
DTCRA	Transfer count	DTCRA – 1	DTCRA – 1 (= H'0000)
DTSAR	Transfer source address	Increment/decrement/fixed	Increment/decrement/fixed
DTDAR	Transfer destination address	Increment/decrement/fixed	Increment/decrement/fixed

Values Written Beek unen e




Figure 8.6 Memory Mapping in Normal Mode

Repeat Mode: Performs the transfer of one byte, one word, or one longword for each activation. Either the transfer source or transfer destination is designated as the repeat area. Table 8.3 lists the register information in repeat mode.

From 1 to 256 transfers can be specified. Once the specified number of transfers have ended, the initial state of the transfer counter and the address register specified as the repeat area is restored, and transfer is repeated. In repeat mode the transfer counter value does not reach H'00, and therefore CPU interrupts cannot be requested when DISEL = 0.

Section 8 Data Transfer Controller (DTC)

		Values Written Back upon a Ti	Values Written Back upon a Transfer Information Write			
Register	Function	When DTCRA is other than 1	When DTCRA is 1			
DTMR	Operation mode control	DTMR	DTMR			
DTCRAH	Transfer count save	DTCRAH	DTCRAH			
DTCRAL	Transfer count	DTCRAL – 1	DTCRAH			
DTIAR	Initial address	(Not written back)	(Not written back)			
DTSAR	Transfer source address	Increment/decrement/fixed	(DTS = 0) Increment/ decrement/fixed			
			(DTS = 1) DTIAR			
DTDAR	Transfer destination	Increment/decrement/fixed	(DTS = 0) DTIAR			
	address		(DTS = 1) Increment/ decrement/fixed			

Table 8.3 Repeat Mode Register Functions




Figure 8.7 Memory Mapping in Repeat Mode

Block Transfer Mode: Performs the transfer of one block for each one activation. Either the transfer source or transfer destination is designated as the block area.

The block length is specified between 1 and 65536. When the transfer of one block ends, the initial state of the block size counter and the address register specified as the block area is restored. The other address register is then incremented, decremented, or left fixed.

From 1 to 65,536 transfers can be specified. Once the specified number of transfers have ended, a CPU interrupt is requested.

Register	Function	Values Written Back upon a Transfer Information Write
DTMR	Operation mode control	DTMR
DTCRA	Transfer count	DTCRA – 1
DTCRB	Block length	(Not written back)
DTSAR	Transfer source	(DTS = 0) Increment/ decrement/ fixed
	address	(DTS = 1) DTSAR initial value
DTDAR	Transfer destination	(DTS = 0) DTDAR initial value
	address	(DTS = 1) Increment/ decrement/ fixed

 Table 8.4
 Block Transfer Mode Register Functions




Figure 8.8 Memory Mapping in Block Transfer Mode

Chain Transfer: Setting the CHNE bit to 1 enables a number of data transfers to be performed consecutively in a single activation source. DTSAR, DTDAR, DTMR, DTCRA, and DTCRB can be set independently.

Figure 8.9 shows the chain transfer.

When activated, the DTC reads the register information start address stored at the vector address, and then reads the first register information at that start address. After the data transfer, the CHNE bit will be tested. When it has been set to 1, DTC reads next register information located in a consecutive area and performs the data transfer. These sequences are repeated until the CHNE bit is cleared to 0.

In the case of transfer with CHNE set to 1, an interrupt request to the CPU is not generated at the end of the specified number of transfers or by setting of the DISEL bit to 1, and the interrupt source flag for the activation source is not affected.




Figure 8.9 Chain Transfer

8.3.4 Interrupt Source

An interrupt request is issued to the CPU when the DTC finishes the specified number of data transfers, or a data transfer for which the DISEL bit was set to 1. In the case of interrupt activation, the interrupt set as the activation source is generated. These interrupts to the CPU are subject to CPU mask level and interrupt controller priority level control.

In the case of activation by software, a software activated data transfer end interrupt (SWDTEND) is generated.

When the DISEL bit is 1 and one data transfer has ended, or the specified number of transfers have ended, after data transfer ends, the SWDTE bit is held at 1 and an SWDTEND interrupt is generated. The interrupt handling routine should clear the SWDTE bit to 0.

When the DTC is activated by software, an SWDTEND interrupt is not generated during a data transfer wait or during data transfer even if the SWDTE bit is set to 1.

Note: When the DTCR contains a value equal to or greater than 2, the SWDTE bit is automatically cleared to 0. When the DTCR is set to 1, the SWDTE bit is again set to 1.

8.3.5 Operation Timing

When register information is located in on-chip RAM, each mode requires 4 cycles for transfer information reads, and 3 cycles for writes.




Figure 8.10 DTC Operation Timing Example (Normal Mode)

8.3.6 DTC Execution State Counts

Table 8.5 shows the execution state for one DTC data transfer. Furthermore, Table 8.6 shows the state counts needed for execution state.

Table 8.5Execution State of DTC

Mode	Vector Read I	Register Information Read/Write J	Data Read K	Data Write L	Internal Operation M
Normal	1	7	1	1	1
Repeat	1	7	1	1	1
Block transfer	1	7	Ν	Ν	1

Note: N means a block size (default set values of DTCRB)

Table 8.6 State Counts Needed for Execution State

Access Ob	ojective	On-chip RAM	On-chip ROM	Internal I/C	O Register	
Bus width			32	32	32	32
Access sta	te		1	1	2 ^{*1}	3 *2
Execution	Vector read	S,		1	_	
state	Register information read/write	S	1	1	_	
	Byte data read	Sκ	1	1	2	3
	Word data read	Sκ	1	1	2	3
	Longword data read	Sκ	1	1	4	6
	Byte data write	S	1	1	2	3
	Word data write	S	1	1	2	3
	Longword data write	S	1	1	4	6
	Internal operation	S _м	1	1	1	1

Notes: 1. Two state access modules: Port, INT, CMT, SCI, etc.

2. Three state access modules: WDT, UBC, etc.

The execution state count is calculated using the following formula. Σ indicates the number of transfers by one activating source (count + 1 when CHNE bit is set to 1).

Execution state count = $I \cdot S_{I} + \Sigma (J \cdot S_{J} + K \cdot S_{K} + L \cdot S_{L}) + M \cdot S_{M}$

8.4 **Procedures for Using DTC**

8.4.1 Activation by Interrupt

The procedure for using the DTC with interrupt activation is as follows:

- 1. Set the DTMR, DTCRA, DTSAR, DTDAR, DTCRB, and DTIAR register information in memory space.
- 2. Establish the register information start address with DTBR and the DTC vector table.
- 3. Set the corresponding DTER bit to 1.
- 4. The DTC is activated when an interrupt source occurs.
- 5. When interrupt requests are not made to the CPU, the interrupt source is cleared, but the DTER is not. When interrupts are requested, the interrupt source is not cleared, but the DTER is.
- 6. Interrupt sources are cleared within the CPU interrupt routine. When doing continuous DTC data transfers, set the DTER to 1.

8.4.2 Activation by Software

The procedure for using the DTC with software activation is as follows:

- 1. Set the DTMR, DTCRA, DTSAR, DTDAR, DTCRB, and DTIAR register information in memory space.
- 2. Set the start address of the register information in the DTC vector address.
- 3. Check that the SWDTE bit is 0.
- 4. Write 1 to SWDTE bit and the vector number to DTVEC.
- 5. Check the vector number written to DTVEC.
- 6. After the end of one data transfer, if the DISEL bit is 0 and a CPU interrupt is not requested, the SWDTE bit is cleared to 0. If the DTC is to continue transferring data, set the SWDTE bit to 1. When the DISEL bit is 1, or after the specified number of data transfers have ended, the SWDTE bit is held at 1 and a CPU interrupt is requested.
- 7. The SWDTE bit is cleared to 0 within the CPU interrupt routine. For continuous DTC data transfer, set the SWDTE bit to 1 after confirming that its current value is 0. Then write the vector number to DTVEC for continuous DTC transfer.

8.4.3 DTC Use Example

The following is a DTC use example of a 128-byte data reception by the SCI:

- The settings are: DTMR source address fixed (SM1 = SM0 = 0), destination address incremented (DM1 = 1, DM0 = 0), normal mode (MD1 = MD0 = 0), byte size (SZ1 = SZ0 = 0), one transfer per activating source (CHNE = 0), and a CPU interrupt request after the designated number of data transfers (DISEL = 0). DTS bit can be set to any value. 128 (H'0080) is set in DTCRA, the RDR address of the SCI is set in DTSAR, and the start address of the RAM storing the receive data is set in DTDAR. DTCRB can be set to any value.
- 2. Set the register information start address with DTBR and the DTC vector table.
- 3. Set the corresponding DTER bit to 1.
- 4. Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the reception complete (RXI) interrupt. Since the generation of a receive error during the SCI reception operation will disable subsequent reception, the CPU should be enabled to accept receive error interrupts.
- 5. Each time reception of one byte of data ends on the SCI, the RDRF flag in SSR is set to 1, an RXI interrupt is generated, and the DTC is activated. The receive data is transferred from RDR to RAM by the DTC. DTDAR is incremented and DTCRA is decremented. The RDRF flag is automatically cleared to 0.
- 6. When DTCRA is 0 after the 128 data transfers have ended, the RDRF flag is held at 1, the DTER bit is cleared to 0, and an RXI interrupt request is sent to the CPU. The interrupt handling routine should perform completion processing.



8.5 Cautions on Use

8.5.1 Prohibition against DTC Register Access by DTC

DTC register access by the DTC is prohibited.

8.5.2 Module Standby Mode Setting

DTC operation can be disabled or enabled using the module standby control register. The initial setting is for DTC operation to be halted. Register access is enabled by clearing module standby mode.

When the MSTP24 and MSTP25 bits in MSTCR1 are set to 1, the DTC clock is halted and the DTC enters module standby mode. Do not write 1 on MSTP24 bit or MSTP25 bit during activation of the DTC.

For details, refer to section 21, Power-Down Modes.

8.5.3 On-Chip RAM

The DTMR, DTSAR, DTDAR, DTCRA, DTCRB and DTIAR registers are all located in on-chip RAM. When the DTC is used, the RAME bit in SYSCR must not be cleared to 0.



Section 9 Bus State Controller (BSC)

The bus state controller (BSC) provides an access control function to the on-chip ROM, RAM and peripheral module register.

9.1 Features

The BSC has the following features:

- Bus arbitration between CPU and DTC
- On-chip ROM and RAM interfaces
 - On-chip ROM and RAM access of 32 bits in 1 state
- On-chip module I/O register access control

9.2 Input/Output Pin

This LSI has no input/output pin for the BSC module.

9.3 Register Configuration

The BSC has four registers. For details on these register addresses and register states in each processing states, refer to appendix A, Internal I/O Register.

- Bus control register 1 (BCR1)
- RAM emulation register (RAMER)

Table 9.1Address Map

				Size		Bus
Address	Space*	Memory	SH7046F	SH7148	SH7048	Width
H'0000 0000 to H'0000 FFFF	On-chip ROM	On-chip ROM	64 kbytes	64 kbytes	64 kbytes	32 bits
H'0001 0000 to H'0001 FFFF	_		64 kbytes	Reserved	64 kbytes	32 bits
H'0002 0000 to H'0003 FFFF	_		128 kbytes	Reserved	Reserved	32 bits
H'0004 0000 to H'001F FFFF	Reserved	Reserved	Reserved	Reserved	Reserved	
H'0020 0000 to H'0023 FFFF	Reserved	Reserved				
H'0024 0000 to H'FFFF 7FFF	Reserved	Reserved				
H'FFFF 8000 to H'FFFF BFFF	On-chip peripheral module	On-chip peripheral module	16 kbytes	16 kbytes	16kbytes	8, 16 bits
H'FFFF C000 to H'FFFF CFFF	Reserved	Reserved	Reserved	Reserved	Reserved	
H'FFFF D000 to H'FFFF DFFF	On-chip RAM	On-chip RAM	4 kbytes	Reserved	Reserved	32 bits
H'FFFF E000 to H'FFFF EFFF	_		4 kbytes	Reserved	Reserved	32 bits
H'FFFF F000 to H'FFFF FFFF	_		4 kbytes	4 kbytes	4 kbytes	32 bits

Note: * Do not access reserved spaces. Operation cannot be guaranteed if they are accessed.



9.4 **Register Descriptions**

9.4.1 Bus Control Register 1 (BCR1)

BCR1 is a 16-bit readable/writable register that enables access to the MMT and MTU control registers.

Bit	Bit Name	Initial Value	R/W	Description
15		0	R	Reserved
				This bit is always read as 0 and should always be written with 0.
14	MMTRWE	1	R/W	MMT Read/Write Enable
				This bit enables MMT control register access. For details, refer to MMT section.
				0: MMT control register access is disabled
				1: MMT control register access is enabled
13	MTURWE	1	R/W	MTU Read/Write Enable
				This bit enables MTU control register access. For details, refer to MTU section.
				0: MTU control register access is disabled
				1: MTU control register access is enabled
12 to 8	_	All 0	R	Reserved
				These bits are always read as 0 and should always be written with 0.
7 to 4	_	All 0	R	Reserved
				These bits are always read as 0 and should always be written with 0.
3 to 0	_	All 1	R	Reserved
				These bits are always read as 1 and should always be written with 1.

9.4.2 RAM Emulation Register (RAMER)

The RAM emulation register (RAMER) is a 16-bit readable/writable register that selects the RAM area to be used when emulating realtime programming of flash memory. For details, refer to section 18.5.5, RAM Emulation Register.

9.5 Bus Arbitration

This LSI has a bus arbitration function that, when a bus release request is received from a bus masters, releases the bus to that module. There are two internal bus masters, the CPU and DTC. The priority for arbitrate the bus mastership between these bus masters is:

DTC > CPU

9.6 On-chip Peripheral I/O Register Access

On-chip peripheral I/O registers are accessed from the bus state controller, as shown in Table 9.2.

Table 9.2 On-chip Peripheral I/O Register Access

On-chip Peripheral		MTU,		PFC,						
Module	SCI	POE	INTC	PORT	СМТ	A/D	UBC	WDT	DTC	ММТ
Connected bus width	8bit	16bit								
Access cycle	2cyc*1	2cyc*1	2cyc*2	2cyc*1	2cyc*1	2cyc*1	3cyc*2	3cyc*2	3cyc*2	2cyc ^{*1}
Notes: 1. Converted to the peripheral clock.										

2. Converted to the system clock.



Section 10 Multi-Function Timer Pulse Unit (MTU)

This LSI has an on-chip multi-function timer pulse unit (MTU) that comprises five 16-bit timer channels.

The block diagram is shown in figure 10.1.

10.1 Features

- Maximum 16-pulse input/output
- Selection of 8 counter input clocks for each channel
- The following operations can be set for each channel:
 - Waveform output at compare match
 - Input capture function
 - Counter clear operation
 - Multiple timer counters (TCNT) can be written to simultaneously
 - Simultaneous clearing by compare match and input capture is possible
 - Register simultaneous input/output is possible by synchronous counter operation
 - A maximum 12-phase PWM output is possible in combination with synchronous operation
- Buffer operation settable for channels 0, 3, and 4
- Phase counting mode settable independently for each of channels 1 and 2
- Cascade connection operation
- Fast access via internal 16-bit bus
- 23 interrupt sources
- Automatic transfer of register data
- A/D converter conversion start trigger can be generated
- Module standby mode can be set
- Positive and negative 3-phase waveforms (6-phase waveforms in total) can be output by channel 3 and channel 4 connected in complementary PWM or reset PWM mode
- AC synchronous motor (brushless DC motor) drive mode can be set by channel 0, channel 3, and channel 4 connected in complementary PWM or reset PWM mode.
- Selection of chopping or level waveform outputs in AC synchronous motor drive mode

Table 10.1	MTU Functions	
------------	---------------	--


Item		Channel 0	Channel 1	Channel 2	Channel 3	Channel 4
Count clock		Ρφ/1 Ρφ/4 Ρφ/16 Ρφ/64 ΤCLKA ΤCLKB ΤCLKC ΤCLKD	Ρφ/1 Ρφ/4 Ρφ/16 Ρφ/64 Ρφ/256 ΤCLKA ΤCLKB	Pφ/1 Pφ/4 Pφ/16 Pφ/64 Pφ/1024 TCLKA TCLKB TCLKC	Ρφ/1 Ρφ/4 Ρφ/16 Ρφ/64 Ρφ/256 Ρφ/1024 ΤCLKA ΤCLKB	Pφ/1 Pφ/4 Pφ/16 Pφ/64 Pφ/256 Pφ/1024 TCLKA TCLKB
General re	gisters	TGRA_0 TGRB_0	TGRA_1 TGRB_1	TGRA_2 TGRB_2	TGRA_3 TGRB_3	TGRA_4 TGRB_4
General re buffer regis		TGRC_0 TGRD_0			TGRC_3 TGRD_3	TGRC_4 TGRD_4
I/O pins	I/O pins		TIOC1A TIOC1B	TIOC2A TIOC2B	TIOC3A TIOC3B TIOC3C TIOC3D	TIOC4A TIOC4B TIOC4C TIOC4D
Counter clear function		TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture
Compare	0 output	0	0	0	0	0
match output	1 output	0	0	0	0	0
ouipui	Toggle output	0	0	0	0	0
Input captu function	ıre	0	0	0	0	0
Synchrono operation	ous	0	0	0	0	0
PWM mod	e 1	0	0	0	0	0
PWM mod	e 2	0	0	0	—	_
Complementary PWM mode		_	_	_	0	0
Reset syno PWM mod		_	—	—	0	0
AC synchromotor drive		0	—	—	0	0

Item	Channel 0	Channel 1	Channel 2	Channel 3	Channel 4
Phase counting mode		0	0		_
Buffer operation	0	_	_	0	0
DTC activation	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture and TCNT overflow underflow
A/D converter start trigger	TGRA_0 compare match or input capture	TGRA_1 compare match or input capture	TGRA_2 compare match or input capture	TGRA_3 compare match or input capture	TGRA_4 compare match or input capture
Interrupt sources	5 sources	4 sources	4 sources	5 sources	5 sources
	 Compare match or input capture 0A 	Compare match or input capture 1A	Compare match or input capture 2A	Compare match or input capture 3A	Compare match or input capture 4A
	Compare match or input capture 0B	Compare match or input capture 1B	Compare match or input capture 2B	Compare match or input capture 3B	Compare match or input capture 4B
	Compare match or input capture 0C	Overflow Underflow	Overflow Underflow	Compare match or input capture 3C	Compare match or input capture 4C
	 Compare match or input capture 0D Overflow 			 Compare match or input capture 3D Overflow 	 Compare match or input capture 4D Overflow/ Underflow

Section 10 Multi-Function Timer Pulse Unit (MTU)

Notes:

- : Possible
- : Not possible





Rev. 4.00 Dec 05, 2005 page 136 of 564 REJ09B0270-0400

10.2 Input/Output Pins

Table 10.2 MTU Pins

Channel	Symbol	I/O	Function
Common	TCLKA	Input	External clock A input pin (Channel 1 phase counting mode A phase input)
	TCLKB	Input	External clock B input pin (Channel 1 phase counting mode B phase input)
	TCLKC	Input	External clock C input pin (Channel 2 phase counting mode A phase input)
	TCLKD	Input	External clock D input pin (Channel 2 phase counting mode B phase input)
0	TIOC0A	I/O	TGRA_0 input capture input/output compare output/PWM output pin
	TIOC0B	I/O	TGRB_0 input capture input/output compare output/PWM output pin
	TIOC0C	I/O	TGRC_0 input capture input/output compare output/PWM output pin
	TIOC0D	I/O	TGRD_0 input capture input/output compare output/PWM output pin
1	TIOC1A	I/O	TGRA_1 input capture input/output compare output/PWM output pin
	TIOC1B	I/O	TGRB_1 input capture input/output compare output/PWM output pin
2	TIOC2A	I/O	TGRA_2 input capture input/output compare output/PWM output pin
	TIOC2B	I/O	TGRB_2 input capture input/output compare output/PWM output pin
3	TIOC3A	I/O	TGRA_3 input capture input/output compare output/PWM output pin
	TIOC3B	I/O	TGRB_3 input capture input/output compare output/PWM output pin
	TIOC3C	I/O	TGRC_3 input capture input/output compare output/PWM output pin
	TIOC3D	I/O	TGRD_3 input capture input/output compare output/PWM output pin
4	TIOC4A	I/O	TGRA_4 input capture input/output compare output/PWM output pin
	TIOC4B	I/O	TGRB_4 input capture input/output compare output/PWM output pin
	TIOC4C	I/O	TGRC_4 input capture input/output compare output/PWM output pin
	TIOC4D	I/O	TGRD_4 input capture input/output compare output/PWM output pin

10.3 Register Descriptions

The MTU has the following registers. For details on register addresses and register states during each process, refer to appendix A, Internal I/O Register. To distinguish registers in each channel, an underscore and the channel number are added as a suffix to the register name; TCR for channel 0 is expressed as TCR_0.

- Timer control register_0 (TCR_0)
- Timer mode register_0 (TMDR_0)
- Timer I/O control register H_0 (TIORH_0)
- Timer I/O control register L_0 (TIORL_0)
- Timer interrupt enable register_0 (TIER_0)
- Timer status register_0 (TSR_0)
- Timer counter_0 (TCNT_0)
- Timer general register A_0 (TGRA_0)
- Timer general register B_0 (TGRB_0)
- Timer general register C_0 (TGRC_0)
- Timer general register D_0 (TGRD_0)
- Timer control register_1 (TCR_1)
- Timer mode register_1 (TMDR_1)
- Timer I/O control register _1 (TIOR_1)
- Timer interrupt enable register_1 (TIER_1)
- Timer status register_1 (TSR_1)
- Timer counter_1 (TCNT_1)
- Timer general register A_1 (TGRA_1)
- Timer general register B_1 (TGRB_1)
- Timer control register_2 (TCR_2)
- Timer mode register_2 (TMDR_2)
- Timer I/O control register_2 (TIOR_2)
- Timer interrupt enable register_2 (TIER_2)
- Timer status register_2 (TSR_2)
- Timer counter_2 (TCNT_2)
- Timer general register A_2 (TGRA_2)
- Timer general register B_2 (TGRB_2)
- Timer control register_3 (TCR_3)
- Timer mode register_3 (TMDR_3)

- Timer I/O control register H_3 (TIORH_3)
- Timer I/O control register L_3 (TIORL_3)
- Timer interrupt enable register_3 (TIER_3)
- Timer status register_3 (TSR_3)
- Timer counter_3 (TCNT_3)
- Timer general register A_3 (TGRA_3)
- Timer general register B_3 (TGRB_3)
- Timer general register C_3 (TGRC_3)
- Timer general register D_3 (TGRD_3)
- Timer control register_4 (TCR_4)
- Timer mode register_4 (TMDR_4)
- Timer I/O control register H_4 (TIORH_4)
- Timer I/O control register L_4 (TIORL_4)
- Timer interrupt enable register_4 (TIER_4)
- Timer status register_4 (TSR_4)
- Timer counter_4 (TCNT_4)
- Timer general register A_4 (TGRA_4)
- Timer general register B_4 (TGRB_4)
- Timer general register C_4 (TGRC_4)
- Timer general register D_4 (TGRD_4)

Common Registers

- Timer start register (TSTR)
- Timer synchro register (TSYR)

Common Registers for timers 3 and 4

- Timer output master enable register (TOER)
- Timer output control enable register (TOCR)
- Timer gate control register (TGCR)
- Timer cycle data register (TCDR)
- Timer dead time data register (TDDR)
- Timer subcounter (TCNTS)
- Timer cycle buffer register (TCBR)

Renesas

10.3.1 Timer Control Register (TCR)

The TCR registers are 8-bit readable/writable registers that control the TCNT operation for each channel. The MTU has a total of five TCR registers, one for each channel (channel 0 to 4). TCR register settings should be conducted only when TCNT operation is stopped.

		Initial		
Bit	Bit Name	value	R/W	Description
7	CCLR2	0	R/W	Counter Clear 0 to 2
6	CCLR1	0	R/W	These bits select the TCNT counter clearing source.
5	CCLR0	0	R/W	See tables 10.3 and 10.4 for details.
4	CKEG1	0	R/W	Clock Edge 0 and 1
3	CKEG0	0	R/W	These bits select the input clock edge. When the input clock is counted using both edges, the input clock period is halved (e.g. $P\phi/4$ both edges = $P\phi/2$ rising edge). If phase counting mode is used on channels 1 and 2, this setting is ignored and the phase counting mode setting has priority. Internal clock edge selection is valid when the input clock is $P\phi/4$ or slower. When $P\phi/1$, or the overflow/underflow of another channel is selected for the input clock, although values can be written, counter operation compiles with the initial value.
				00: Count at rising edge
				01: Count at falling edge
				1X: Count at both edges
				Legend: X: Don't care
2	TPSC2	0	R/W	Time Prescaler 0 to 2
1	TPSC1	0	R/W	These bits select the TCNT counter clock. The clock
0	TPSC0	0	R/W	source can be selected independently for each channel. See tables 10.5 to 10.8 for details.



Channel	Bit 7 CCLR2	Bit 6 CCLR1	Bit 5 CCLR0	Description
0, 3, 4	0	0	0	TCNT clearing disabled
			1	TCNT cleared by TGRA compare match/input capture
		1	0	TCNT cleared by TGRB compare match/input capture
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation ^{*1}
	1	0	0	TCNT clearing disabled
			1	TCNT cleared by TGRC compare match/input capture ^{*2}
		1	0	TCNT cleared by TGRD compare match/input capture ^{*2}
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation ^{*1}

Table 10.3	CCLR0 to CCLR2 (channels 0, 3, and 4)
-------------------	---------------------------------------

Notes: 1. Synchronous operation is set by setting the SYNC bit in TSYR to 1.

2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur.

Table 10.4	CCLR0 to CCLR2 (channels 1 and 2)
-------------------	-----------------------------------

Channel	Bit 7 Reserved ^{*2}	Bit 6 CCLR1	Bit 5 CCLR0	Description
1, 2	0	0	0	TCNT clearing disabled
			1	TCNT cleared by TGRA compare match/input capture
		1	0	TCNT cleared by TGRB compare match/input capture
			1	TCNT cleared by counter clearing for another channel performing synchronous clearing/ synchronous operation ^{*1}

Notes: 1. Synchronous operation is selected by setting the SYNC bit in TSYR to 1.

2. Bit 7 is reserved in channels 1 and 2. It is always read as 0. Writing is ignored.

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
0	0	0	0	Internal clock: counts on Pø/1
			1	Internal clock: counts on Pø/4
		1	0	Internal clock: counts on Pø/16
			1	Internal clock: counts on Pø/64
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	External clock: counts on TCLKC pin input
			1	External clock: counts on TCLKD pin input

Table 10.5TPSC0 to TPSC2 (channel 0)

Table 10.6 TPSC0 to TPSC2 (channel 1)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
1	0	0	0	Internal clock: counts on Pø/1
			1	Internal clock: counts on Pø/4
		1	0	Internal clock: counts on Pø/16
			1	Internal clock: counts on Pø/64
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	Internal clock: counts on Pø/256
			1	Counts on TCNT_2 overflow/underflow

Note: This setting is ignored when channel 1 is in phase counting mode.



Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
2	0	0	0	Internal clock: counts on Pø/1
			1	Internal clock: counts on Pø/4
		1	0	Internal clock: counts on Pø/16
			1	Internal clock: counts on Pø/64
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	External clock: counts on TCLKC pin input
			1	Internal clock: counts on Pø/1024

Table 10.7TPSC0 to TPSC2 (channel 2)

Note: This setting is ignored when channel 2 is in phase counting mode.

Table 10.8 TPSC0 to TPSC2 (channels 3 and 4)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
3, 4	0	0	0	Internal clock: counts on Pø/1
			1	Internal clock: counts on Pø/4
		1	0	Internal clock: counts on Pø/16
			1	Internal clock: counts on Pø/64
	1	0	0	Internal clock: counts on Pø/256
			1	Internal clock: counts on Pø/1024
		1	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input

10.3.2 Timer Mode Register (TMDR)

The TMDR registers are 8-bit readable/writable registers that are used to set the operating mode of each channel. The MTU has five TMDR registers, one for each channel. TMDR register settings should be changed only when TCNT operation is stopped.

Bit	Bit Name	Initial value	R/W	Description
7, 6		All 1		Reserved
				These bits are always read as 1, and should only be written with 1.
5	BFB	0	R/W	Buffer Operation B
				Specifies whether TGRB is to operate in the normal way, or TGRB and TGRD are to be used together for buffer operation. When TGRD is used as a buffer register, TGRD input capture/output compare is not generated.
				In channels 1 and 2, which have no TGRD, bit 5 is reserved. It is always read as 0, and should only be written with 0.
				0: TGRB and TGRD operate normally
				1: TGRB and TGRD used together for buffer operation
4	BFA	0	R/W	Buffer Operation A
				Specifies whether TGRA is to operate in the normal way, or TGRA and TGRC are to be used together for buffer operation. When TGRC is used as a buffer register, TGRC input capture/output compare is not generated.
				In channels 1 and 2, which have no TGRC, bit 4 is reserved. It is always read as 0, and should only be written with 0.
				0: TGRA and TGRC operate normally
				1: TGRA and TGRC used together for buffer operation
3	MD3	0	R/W	Modes 0 to 3
2	MD2	0	R/W	These bits are used to set the timer operating mode.
1	MD1	0	R/W	See table 10.9 for details.
0	MD0	0	R/W	

Bit 3 MD3	Bit 2 MD2	Bit 1 MD1	Bit 0 MD0	Description
0	0	0	0	Normal operation
			1	Reserved (do not set)
		1	0	PWM mode 1
			1	PWM mode 2 ^{*1}
	1	0	0	Phase counting mode 1 ^{*2}
			1	Phase counting mode 2 ^{*2}
		1	0	Phase counting mode 3 ^{*2}
			1	Phase counting mode 4 ^{*2}
1	0	0	0	Reset synchronous PWM mode ^{*3}
			1	Reserved (do not set)
		1	Х	Reserved (do not set)
	1	0	0	Reserved (do not set)
			1	Complementary PWM mode 1 (transmit at peak)*3
		1	0	Complementary PWM mode 2 (transmit at bottom)*3
			1	Complementary PWM mode 2 (transmit at peak and bottom) ^{*3}

Table 10.9MD0 to MD3

Legend:

X: Don't care

Notes: 1. PWM mode 2 can not be set for channels 3, 4.

- 2. Phase counting mode can not be set for channels 0, 3, 4.
- 3. Reset synchronous PWM mode, complementary PWM mode can only be set for channel 3. When channel 3 is set to reset synchronous PWM mode or complementary PWM mode, the channel 4 settings become ineffective and automatically conform to the channel 3 settings. However, do not set channel 4 to reset synchronous PWM mode or complementary PWM mode. Reset synchronous PWM mode and complementary PWM mode can not be set for channels 0, 1, 2.

10.3.3 Timer I/O Control Register (TIOR)

The TIOR registers are 8-bit readable/writable registers that control the TGR registers. The MTU has eight TIOR registers, two each for channels 0, 3, and 4, and one each for channels 1 and 2.

Care is required as TIOR is affected by the TMDR setting. The initial output specified by TIOR is valid when the counter is stopped (the CST bit in TSTR is cleared to 0). Note also that, in PWM mode 2, the output at the point at which the counter is cleared to 0 is specified.

When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.

Bit	Bit Name	Initial value	R/W	Description
7	IOB3	0	R/W	I/O Control B0 to B3
6	IOB2	0	R/W	Specify the function of TGRB.
5	IOB1	0	R/W	See the following tables.
4	IOB0	0	R/W	TIORH_0: Table 10.10 TIOR_1: Table 10.14 TIOR_2: Table 10.16 TIORH_3: Table 10.18 TIORH_4: Table 10.22
3	IOA3	0	R/W	I/O Control A0 to A3
2	IOA2	0	R/W	Specify the function of TGRA.
1	IOA1	0	R/W	See the following tables.
0	IOA0	0	R/W	TIORH_0: Table 10.11 TIOR_1: Table 10.15 TIOR_2: Table 10.17 TIORH_3: Table 10.19 TIORH_4: Table 10.23

TIORH_0, TIOR_1, TIOR_2, TIORH_3, TIORH_4



		Initial		
Bit	Bit Name	value	R/W	Description
7	IOD3	0	R/W	I/O Control D0 to D3
6	IOD2	0	R/W	Specify the function of TGRD.
5	IOD1	0	R/W	When TGRD is used as the buffer register of TGRB, this
4	IOD0	0	R/W	setting is disabled, and input capture/output compare does not occur.
				See the following tables.
				TIORL_0: Table 10.12 TIORL_3: Table 10.20 TIORL_4: Table 10.24
3	IOC3	0	R/W	I/O Control C0 to C3
2	IOC2	0	R/W	Specify the function of TGRC.
1	IOC1	0	R/W	When TGRC is used as the buffer register of TGRA, this
0	IOC0	0	R/W	setting is disabled, and input capture/output compare does not occur.
				See the following tables.
				TIORL_0: Table 10.13 TIORL_3: Table 10.21 TIORL_4: Table 10.25

TIORL_0, TIORL_3, TIORL_4

Table 10.10 TIORH_0 (channel 0)

					Description
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_0 Function	TIOC0B Pin Function
0	0	0	0	Output	Output hold*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0		Initial output is 0
					1 output at compare match
			1		Initial output is 0
					Toggle output at compare match
	1	0	0		Output hold
			1	_	Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	0	0	0	Input	Input capture at rising edge
			1	capture _ register	Input capture at falling edge
		1	Х		Input capture at both edges
	1	Х	Х	_	Capture input source is channel 1/count clock Input capture at TCNT_1 count- up/count-down

Legend:

X: Don't care

Note: * The low level output is retained until TIOR contents is specified after a power-on reset.

					Description
Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_0 Function	TIOC0A Pin Function
0	0	0	0	Output	Output hold*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output hold
			1	_	Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	0	0	0	Input	Input capture at rising edge
			1	capture _ register	Input capture at falling edge
		1	Х		Input capture at both edges
	1	Х	Х	_	Capture input source is channel 1/count clock
					Input capture at TCNT_1 count-up/count-down

Table 10.11 TIORH_0 (channel 0)

Legend:

X: Don't care

Note: * The low level output is retained until TIOR contents is specified after a power-on reset.

Table 10.12 TIORL_0 (channel 0)

				Description		
Bit 7 IOD3	Bit 6 IOD2	Bit 5 IOD1	Bit 4 IOD0	TGRD_0 Function	TIOC0D Pin Function	
0	0	0	0	Output	Output hold ^{*1}	
			1	compare	Initial output is 0	
				register	0 output at compare match	
		1	0	_	Initial output is 0	
					1 output at compare match	
			1		Initial output is 0	
					Toggle output at compare match	
	1	0	0	_	Output hold	
			1	_	Initial output is 1	
					0 output at compare match	
		1	0	_	Initial output is 1	
					1 output at compare match	
			1		Initial output is 1	
					Toggle output at compare match	
1	0	0	0	Input	Input capture at rising edge	
			1	capture – register ^{*2}	Input capture at falling edge	
		1	Х		Input capture at both edges	
	1	Х	Х	_	Capture input source is channel 1/count clock	
					Input capture at TCNT_1 count-up/count-down	

Legend:

X: Don't care

Notes: 1. The low level output is retained until TIOR contents is specified after a power-on reset.

2. When the BFB bit in TMDR_0 is set to 1 and TGRD_0 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.



				Description
Bit 2 IOC2	Bit 1 IOC1	Bit 0 IOC0	TGRC_0 Function	TIOC0C Pin Function
0	0	0	Output	Output hold ^{*1}
		1	compare	Initial output is 0
			register	0 output at compare match
	1	0		Initial output is 0
				1 output at compare match
		1	_	Initial output is 0
				Toggle output at compare match
1	0	0	_	Output hold
		1		Initial output is 1
				0 output at compare match
	1	0	_	Initial output is 1
				1 output at compare match
		1	_	Initial output is 1
				Toggle output at compare match
0	0	0	Input	Input capture at rising edge
		1	capture	Input capture at falling edge
	1	Х	– เอิญเรเอเ	Input capture at both edges
1	Х	Х		Capture input source is channel 1/count clock
				Input capture at TCNT_1 count-up/count-down
	0	IOC2 IOC1 0 0 1 1 1 0 1 0 0 0 1 1 0 0 1 1 1 1 1 1 1 1 1 1	$\begin{array}{c ccccc} IOC1 & IOC0 \\ \hline IOC2 & IOC1 & IOC0 \\ \hline 0 & 0 & 1 \\ \hline 1 & 0 & 1 \\ \hline 1 & 0 & 1 \\ \hline 1 & 0 & 0 \\ \hline 1 & 1 & 0 \\ \hline 1 & 1 & 1 \\ \hline 0 & 0 & 0 \\ \hline 1 & 1 & X \\ \hline \end{array}$	IOC2IOC1IOC0Function000Output compare register101101100101101101101101110111111111111111111112111

Table 10.13 TIORL_0 (channel 0)

Legend:

X: Don't care

Notes: 1. The low level output is retained until TIOR contents is specified after a power-on reset.

2. When the BFA bit in TMDR_0 is set to 1 and TGRC_0 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 10.14 TIOR_1 (channel 1)

					Description
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_1 Function	TIOC1B Pin Function
0	0	0	0	Output	Output hold*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0		Initial output is 0
					1 output at compare match
			1		Initial output is 0
					Toggle output at compare match
	1	0	0		Output hold
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	0	0	0	Input	Input capture at rising edge
			1	capture – register	Input capture at falling edge
		1	Х	10910101	Input capture at both edges
	1	Х	Х	_	Input capture at generation of TGRC_0 compare match/input capture

Legend:

X: Don't care

Note: * The low level output is retained until TIOR contents is specified after a power-on reset.



					Description
Bit 3	Bit 2	Bit 1	Bit 0	TGRA_1	
IOA3	IOA2	IOA1	IOA0	Function	TIOC1A Pin Function
0	0	0	0	Output	Output hold*
			1	compare register	Initial output is 0
				regiotor	0 output at compare match
		1	0		Initial output is 0
					1 output at compare match
	$\begin{array}{c c} \hline 1 \\ \hline 1 \\ \hline 0 \\ \hline 1 \\ \hline 1 \\ \hline 1 \\ \hline 0 \end{array}$		1		Initial output is 0
			Toggle output at compare match		
			Output hold		
			1	-	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	0	0	0	Input	Input capture at rising edge
			1	<pre>capture _ register</pre>	Input capture at falling edge
		1	Х		Input capture at both edges
	1	Х	Х		Input capture at generation of channel 0/TGRA_0 compare match/input capture

Table 10.15 TIOR_1 (channel 1)

Legend:

X: Don't care

Note: * The low level output is retained until TIOR contents is specified after a power-on reset.

Table 10.16 TIOR_2 (channel 2)

					Description
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_2 Function	TIOC2B Pin Function
0	0	0	0	Output	Output hold*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0		Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0		Output hold
			1		Initial output is 1
					0 output at compare match
		1	0	-	Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	Х	0	0	Input	Input capture at rising edge
			1	capture – register	Input capture at falling edge
		1	Х		Input capture at both edges
Logond	1.				

Legend:

X: Don't care

Note: * The low level output is retained until TIOR contents is specified after a power-on reset.



					Description
Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_2 Function	TIOC2A Pin Function
0	0	0	0	Output	Output hold*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1 0 0		Output hold		
			1	-	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	Х	0	0	Input	Input capture at rising edge
			1	<pre>capture _ register</pre>	Input capture at falling edge
		1	Х		Input capture at both edges
Legend					

Table 10.17 TIOR_2 (channel 2)

Legend:

X: Don't care

Note: * The low level output is retained until TIOR contents is specified after a power-on reset.

Table 10.18 TIORH_3 (channel 3)

					Description
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_3 Function	TIOC3B Pin Function
0	0	0	0	Output	Output hold*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0		Initial output is 0
					1 output at compare match
			1		Initial output is 0
				_	Toggle output at compare match
	1	0	0		Output hold
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	Х	0	0	Input	Input capture at rising edge
			1	capture register	Input capture at falling edge
		1	Х		Input capture at both edges
Logond	1.				

Legend:

X: Don't care

Note: * The low level output is retained until TIOR contents is specified after a power-on reset.



. ..

					Description
Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_3 Function	TIOC3A Pin Function
0	0	0	0	Output	Output hold*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0		Initial output is 0
					1 output at compare match
			1		Initial output is 0
					Toggle output at compare match
	1	0	0	_	Output hold
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	Х	0	0	Input	Input capture at rising edge
			1	<pre>capture _ register</pre>	Input capture at falling edge
		1	Х		Input capture at both edges

Table 10.19 TIORH_3 (channel 3)

Legend:

X: Don't care

Note: * The low level output is retained until TIOR contents is specified after a power-on reset.

Table 10.20 TIORL_3 (channel 3)

					Description
Bit 7 IOD3	Bit 6 IOD2	Bit 5 IOD1	Bit 4 IOD0	TGRD_3 Function	TIOC3D Pin Function
0	0	0	0	Output	Output hold*1
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0		Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0		Output hold
			1	_	Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	Х	0	0	Input	Input capture at rising edge
			1	<pre>capture _ register^{*2}</pre>	Input capture at falling edge
		1	Х		Input capture at both edges
Logono					

Legend:

X: Don't care

Notes: 1. The low level output is retained until TIOR contents is specified after a power-on reset.

2. When the BFB bit in TMDR_3 is set to 1 and TGRD_3 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.



					Description
Bit 3 IOC3	Bit 2 IOC2	Bit 1 IOC1	Bit 0 IOC0	TGRC_3 Function	TIOC3C Pin Function
0	0	0	0	Output	Output hold ^{*1}
-	-	-	1	compare	Initial output is 0
				register	0 output at compare match
		1	0		Initial output is 0
					1 output at compare match
			1	-	Initial output is 0
					Toggle output at compare match
	1	0	0		Output hold
		1	1		Initial output is 1
					0 output at compare match
			0	-	Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	Х	0	0	Input	Input capture at rising edge
			1	capture – register ^{*2}	Input capture at falling edge
		1	Х	regiotor	Input capture at both edges
Legend	•				

Table 10.21 TIORL_3 (channel 3)

Legend:

X: Don't care

Notes: 1. The low level output is retained until TIOR contents is specified after a power-on reset.

2. When the BFA bit in TMDR_3 is set to 1 and TGRC_3 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Table 10.22 TIORH_4 (channel 4)

					Description
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_4 Function	TIOC4B Pin Function
0	0	0	0	Output	Output hold*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0		Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0		Output hold
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	Х	0	0 Input		Input capture at rising edge
			1	<pre>capture _ register</pre>	Input capture at falling edge
		1	Х		Input capture at both edges
Logond	1.				

Legend:

X: Don't care

Note: * The low level output is retained until TIOR contents is specified after a power-on reset.

. ..

					Description
Bit 3 IOA3	Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	TGRA_4 Function	TIOC4A Pin Function
0	0	0	0	Output	Output hold*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1		Initial output is 0
					Toggle output at compare match
	1	0	0		Output hold
			1		Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	Х	0	0	Input	Input capture at rising edge
			1	capture _ register	Input capture at falling edge
		1	Х		Input capture at both edges
	•				

Table 10.23 TIORH_4 (channel 4)

Legend:

X: Don't care

Note: * The low level output is retained until TIOR contents is specified after a power-on reset.

Table 10.24 TIORL_4 (channel 4)

					Description
Bit 7 IOD3	Bit 6 IOD2	Bit 5 IOD1	Bit 4 IOD0	TGRD_4 Function	TIOC4D Pin Function
0	0	0	0	Output	Output hold ^{*1}
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0		Initial output is 0
					1 output at compare match
			1		Initial output is 0
					Toggle output at compare match
	1	0	0		Output hold
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare match
1	Х	0	0	Input	Input capture at rising edge
			1	capture – register ^{*2}	Input capture at falling edge
		1	Х		Input capture at both edges
Logono					

Legend:

X: Don't care

Notes: 1. The low level output is retained until TIOR contents is specified after a power-on reset.

2. When the BFB bit in TMDR_4 is set to 1 and TGRC_4 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.



					Description
Bit 3 IOC3	Bit 2 IOC2	Bit 1 IOC1	Bit 0 IOC0	TGRC_4 Function	TIOC4C Pin Function
0	0	0	0	Output	Output hold ^{*1}
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	-	Initial output is 0
					Toggle output at compare match
	1	0	0		Output hold
		1	1	-	Initial output is 1
					0 output at compare match
			0	-	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	Х	0	0	Input	Input capture at rising edge
			1	capture – register ^{*2}	Input capture at falling edge
		1	Х		Input capture at both edges
Legend					

Table 10.25 TIORL_4 (channel 4)

Legend:

X: Don't care

Notes: 1. The low level output is retained until TIOR contents is specified after a power-on reset.

2. When the BFA bit in TMDR_4 is set to 1 and TGRC_4 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

10.3.4 Timer Interrupt Enable Register (TIER)

The TIER registers are 8-bit readable/writable registers that control enabling or disabling of interrupt requests for each channel. The MTU has five TIER registers, one for each channel.

as 0, and should only be written with 0. 0: Interrupt requests (TCIU) by TCFU disabled 1: Interrupt requests (TCIU) by TCFU enabled 4 TCIEV 0 R/W Overflow Interrupt Enable Enables or disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1. 0: Interrupt requests (TCIV) by TCFV disabled 1: Interrupt requests (TCIV) by TCFV disabled 1: Interrupt requests (TCIV) by TCFV enabled 3 TGIED 0 R/W TGR Interrupt Enable D Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 3 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TGID) by TGFD bit disabled	Bit	Bit Name	Initial value	R/W	Description
requests by TGRA input capture/compare match. 0: A/D conversion start request generation disabled 1: A/D conversion start request generation enabled 6 — 1 R Reserved This bit is always read as 1, and should only be written with 1. 5 TCIEU 0 R/W Underflow Interrupt Enable Enables or disables interrupt requests (TCIU) by the TCFU flag when the TCFU flag in TSR is set to 1 in channels 0, 3, and 4, bit 5 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TCIU) by TCFU disabled 1: Interrupt requests (TCIU) by TCFU disabled 1: Interrupt requests (TCIU) by TCFU disabled 1: Interrupt requests (TCIV) by TCFU disabled 1: Interrupt requests (TCIV) by TCFV enabled 3 TGIED 0 R/W TGR Interrupt Enable Enables or disables interrupt requests (TGID) by the TCFV flag in TSR is set to 1. 0: Interrupt requests (TCIV) by TCFV enabled 1: Interrupt requests (TCIV) by TCFV enabled 1: Interrupt requests (T	7	TTGE	0	R/W	A/D Conversion Start Request Enable
1: A/D conversion start request generation enabled 6 — 1 R Reserved This bit is always read as 1, and should only be written with 1. 5 TCIEU 0 R/W Underflow Interrupt Enable 5 TCIEU 0 R/W Underflow Interrupt Enable Enables or disables interrupt requests (TCIU) by the TCFU flag when the TCFU flag in TSR is set to 1 in channels 1 and 2. In channels 0, 3, and 4, bit 5 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TCIU) by TCFU disabled 4 TCIEV 0 R/W Overflow Interrupt Enable 4 TCIEV 0 R/W Overflow Interrupt Enable 1: Interrupt requests (TCIU) by TCFU disabled 1: Interrupt requests (TCIV) by TCFV disabled 4 TCIEV 0 R/W Overflow Interrupt Enable 1: Interrupt requests (TCIV) by TCFV disabled 1: Interrupt requests (TCIV) by TCFV disabled 3 TGIED 0 R/W TGR Interrupt Enable D Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 0, 3, and 4. 1 In channels 1 and 2, bit 3 is reserved. It is always read as 0, and should only be written with 0.					
6 — 1 R Reserved This bit is always read as 1, and should only be written with 1. 5 TCIEU 0 R/W Underflow Interrupt Enable Enables or disables interrupt requests (TCIU) by the TCFU flag when the TCFU flag in TSR is set to 1 in channels 1 and 2. In channels 0, 3, and 4, bit 5 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TCIU) by TCFU disabled 4 TCIEV 0 R/W Overflow Interrupt Enable Enables or disables interrupt requests (TCIV) by TCFU enabled 4 TCIEV 0 R/W Overflow Interrupt Enable Enables or disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1. 0: Interrupt requests (TCIV) by TCFV disabled 1: Interrupt requests (TCIV) by TCFV disabled 3 TGIED 0 R/W TGR Interrupt Enable D Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. 1 In channels 1 and 2, bit 3 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TGID) by TGFD bit disabled 1					0: A/D conversion start request generation disabled
This bit is always read as 1, and should only be written with 1. 5 TCIEU 0 R/W Underflow Interrupt Enable Enables or disables interrupt requests (TCIU) by the TCFU flag when the TCFU flag in TSR is set to 1 in channels 1 and 2. In channels 0, 3, and 4, bit 5 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TCIU) by TCFU disabled 1: Interrupt requests (TCIU) by TCFU enabled 4 TCIEV 0 R/W Overflow Interrupt Enable Enables or disables interrupt requests (TCIV) by the TCFU flag when the TCFV flag in TSR is set to 1. 0: Interrupt requests (TCIV) by TCFU disabled 1: Interrupt requests (TCIV) by TCFV disabled 1: Interrupt requests (TCIV) by TCFV disabled 1: Interrupt requests (TCIV) by TCFV enabled 3 TGIED 0 R/W TGR Interrupt Enable D Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 3 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TGID) by TGFD bit disabled					1: A/D conversion start request generation enabled
with 1. 5 TCIEU 0 R/W Underflow Interrupt Enable Enables or disables interrupt requests (TCIU) by the TCFU flag when the TCFU flag in TSR is set to 1 in channels 1 and 2. In channels 0, 3, and 4, bit 5 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TCIU) by TCFU disabled 1: Interrupt requests (TCIU) by TCFU enabled 4 TCIEV 0 R/W Overflow Interrupt Enable Enables or disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1. 0: Interrupt requests (TCIV) by TCFV disabled 1: Interrupt requests (TCIV) by TCFV disabled 1: Interrupt requests (TCIV) by TCFV disabled 3 TGIED 0 R/W TGR Interrupt Enable D Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 3 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TGID) by TGFD bit disabled	6	—	1	R	Reserved
Enables or disables interrupt requests (TCIU) by the TCFU flag when the TCFU flag in TSR is set to 1 in channels 1 and 2. In channels 0, 3, and 4, bit 5 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TCIU) by TCFU disabled 1: Interrupt requests (TCIU) by TCFU enabled 4 TCIEV 0 R/W Overflow Interrupt Enable Enables or disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1. 0: Interrupt requests (TCIV) by TCFV disabled 1: Interrupt requests (TCIV) by TCFV enabled 3 TGIED 0 R/W TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 3 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TGID) by TGFD bit disabled					
TCFU flag when the TCFU flag in TSR is set to 1 in channels 1 and 2. In channels 0, 3, and 4, bit 5 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TCIU) by TCFU disabled 1: Interrupt requests (TCIU) by TCFU enabled 4 TCIEV 0 R/W Overflow Interrupt requests (TCIV) by TCFU enabled 1: Interrupt requests (TCIV) by TCFU enabled 4 TCIEV 0 R/W Overflow Interrupt Enable Enables or disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1. 0: Interrupt requests (TCIV) by TCFV disabled 1: Interrupt requests (TCIV) by TCFV enabled 3 TGIED 0 R/W TGR Interrupt Enable D Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 3 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TGID) by TGFD bit disabled	5	TCIEU	0	R/W	Underflow Interrupt Enable
as 0, and should only be written with 0. 0: Interrupt requests (TCIU) by TCFU disabled 1: Interrupt requests (TCIU) by TCFU enabled 4 TCIEV 0 R/W Overflow Interrupt Enable Enables or disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1. 0: Interrupt requests (TCIV) by TCFV disabled 1: Interrupt requests (TCIV) by TCFV disabled 1: Interrupt requests (TCIV) by TCFV enabled 3 TGIED 0 R/W TGR Interrupt Enable D Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 3 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TGID) by TGFD bit disabled					TCFU flag when the TCFU flag in TSR is set to 1 in
1: Interrupt requests (TCIU) by TCFU enabled 4 TCIEV 0 R/W Overflow Interrupt Enable Enables or disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1. 0: Interrupt requests (TCIV) by TCFV disabled 1: Interrupt requests (TCIV) by TCFV enabled 1: Interrupt requests (TCIV) by TCFV enabled 3 TGIED 0 R/W TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 3 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TGID) by TGFD bit disabled					In channels 0, 3, and 4, bit 5 is reserved. It is always read as 0, and should only be written with 0.
4 TCIEV 0 R/W Overflow Interrupt Enable Enables or disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1. 0: Interrupt requests (TCIV) by TCFV disabled 1: Interrupt requests (TCIV) by TCFV enabled 3 TGIED 0 R/W TGR Interrupt Enable D Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 3 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TGID) by TGFD bit disabled					0: Interrupt requests (TCIU) by TCFU disabled
Enables or disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1. 0: Interrupt requests (TCIV) by TCFV disabled 1: Interrupt requests (TCIV) by TCFV enabled 3 TGIED 0 R/W TGR Interrupt Enable D Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 3 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TGID) by TGFD bit disabled					1: Interrupt requests (TCIU) by TCFU enabled
flag when the TCFV flag in TSR is set to 1. 0: Interrupt requests (TCIV) by TCFV disabled 1: Interrupt requests (TCIV) by TCFV enabled 3 TGIED 0 R/W TGR Interrupt Enable D Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 3 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TGID) by TGFD bit disabled	4	TCIEV	0	R/W	Overflow Interrupt Enable
1: Interrupt requests (TCIV) by TCFV enabled 3 TGIED 0 R/W TGR Interrupt Enable D Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 3 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TGID) by TGFD bit disabled					Enables or disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1.
3 TGIED 0 R/W TGR Interrupt Enable D Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 3 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TGID) by TGFD bit disabled					0: Interrupt requests (TCIV) by TCFV disabled
Enables or disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 3 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TGID) by TGFD bit disabled					1: Interrupt requests (TCIV) by TCFV enabled
TGFD bit when the TGFD bit in TSR is set to 1 in channels 0, 3, and 4. In channels 1 and 2, bit 3 is reserved. It is always read as 0, and should only be written with 0. 0: Interrupt requests (TGID) by TGFD bit disabled	3	TGIED	0	R/W	TGR Interrupt Enable D
0, and should only be written with 0. 0: Interrupt requests (TGID) by TGFD bit disabled					TGFD bit when the TGFD bit in TSR is set to 1 in
					In channels 1 and 2, bit 3 is reserved. It is always read as 0, and should only be written with 0.
1. Interrupt requests (TCID) by TCED bit apphied					0: Interrupt requests (TGID) by TGFD bit disabled
1. Interrupt requests (TOD) by TOFD bit effabled					1: Interrupt requests (TGID) by TGFD bit enabled

		Initial		
Bit	Bit Name	value	R/W	Description
2	TGIEC	0	R/W	TGR Interrupt Enable C
				Enables or disables interrupt requests (TGIC) by the TGFC bit when the TGFC bit in TSR is set to 1 in channels 0, 3, and 4.
				In channels 1 and 2, bit 2 is reserved. It is always read as 0, and should only be written with 0.
				0: Interrupt requests (TGIC) by TGFC bit disabled
				1: Interrupt requests (TGIC) by TGFC bit enabled
1	TGIEB	0	R/W	TGR Interrupt Enable B
				Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1.
				0: Interrupt requests (TGIB) by TGFB bit disabled
				1: Interrupt requests (TGIB) by TGFB bit enabled
0	TGIEA	0	R/W	TGR Interrupt Enable A
				Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1.
				0: Interrupt requests (TGIA) by TGFA bit disabled
				1: Interrupt requests (TGIA) by TGFA bit enabled

10.3.5 Timer Status Register (TSR)

The TSR registers are 8-bit readable/writable registers that indicate the status of each channel. The MTU has five TSR registers, one for each channel.

		Initial		
Bit	Bit Name	value	R/W	Description
7	TCFD	1	R	Count Direction Flag
				Status flag that shows the direction in which TCNT counts in channels 1, 2, 3, and 4.
				In channel 0, bit 7 is reserved. It is always read as 1, and should only be written with 1.
				0: TCNT counts down
				1: TCNT counts up
6	_	1	R	Reserved
				This bit is always read as 1, and should only be written with 1.
5	TCFU	0	R/(W)	Underflow Flag
				Status flag that indicates that TCNT underflow has occurred when channels 1 and 2 are set to phase counting mode. Only 0 can be written, for flag clearing.
				In channels 0, 3, and 4, bit 5 is reserved. It is always read as 0, and should only be written with 0.
				[Setting condition]
				 When the TCNT value underflows (changes from H'0000 to H'FFFF)
				[Clearing condition]
				• When 0 is written to TCFU after reading TCFU = 1



Bit	Bit Name	Initial value	R/W	Description
				Description
4	TCFV	0	R/(W)	Overflow Flag
				Status flag that indicates that TCNT overflow has occurred. Only 0 can be written, for flag clearing.
				[Setting condition]
				 When the TCNT value overflows (changes from H'FFFF to H'0000)
				 In channel 4, when TCNT-4 is underflowed (H'0001 → H'0000) in complementary PWM mode.
				[Clearing condition]
				• When 0 is written to TCFV after reading TCFV = 1
				 In channel 4, when DTC is activated by the TCIV
				interrupt and the DISEL bit in DTMR of DTC is 0.
3	TGFD	0	R/(W)	Input Capture/Output Compare Flag D
				Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0, 3, and 4. Only 0 can be written, for flag clearing. In channels 1 and 2, bit 3 is reserved. It is always read as 0, and should only be written with 0.
				[Setting conditions]
				 When TCNT = TGRD and TGRD is functioning as output compare register
				 When TCNT value is transferred to TGRD by input capture signal and TGRD is functioning as input capture register
				[Clearing conditions]
				 When DTC is activated by TGID interrupt and the DISEL bit of DTMR in DTC is 0
				• When 0 is written to TGFD after reading TGFD = 1

Section 10 Multi-Function Timer Pulse Unit (MTU)

Bit	Bit Name	Initial value	R/W	Description
2	TGFC	0	R/(W)	Input Capture/Output Compare Flag C
				Status flag that indicates the occurrence of TGRC input capture or compare match in channels 0, 3, and 4. Only 0 can be written, for flag clearing. In channels 1 and 2, bit 2 is reserved. It is always read as 0, and should only be written with 0.
				[Setting conditions]
				 When TCNT = TGRC and TGRC is functioning as output compare register
				• When TCNT value is transferred to TGRC by input capture signal and TGRC is functioning as input capture register
				[Clearing conditions]
				 When DTC is activated by TGIC interrupt and the DISEL bit of DTMR in DTC is 0
				• When 0 is written to TGFC after reading TGFC = 1
1	TGFB	0	R/(W)	Input Capture/Output Compare Flag B
				Status flag that indicates the occurrence of TGRB input capture or compare match. Only 0 can be written, for flag clearing.
				[Setting conditions]
				 When TCNT = TGRB and TGRB is functioning as output compare register
				 When TCNT value is transferred to TGRB by input capture signal and TGRB is functioning as input capture register
				[Clearing conditions]
				 When DTC is activated by TGIB interrupt and the DISEL bit of DTMR in DTC is 0
				• When 0 is written to TGFB after reading TGFB = 1



Bit	Bit Name	Initial value	R/W	Description
0	TGFA	0	R/(W)	Input Capture/Output Compare Flag A
				Status flag that indicates the occurrence of TGRA input capture or compare match. Only 0 can be written, for flag clearing.
				[Setting conditions]
				When TCNT = TGRA and TGRA is functioning as output compare register
				output compare register
				When TCNT value is transferred to TGRA by input
				capture signal and TGRA is functioning as input capture register
				[Clearing conditions]
				 When DTC is activated by TGIA interrupt and the DISEL bit of DTMR in DTC is 0
				• When 0 is written to TGFA after reading TGFA = 1

10.3.6 Timer Counter (TCNT)

The TCNT registers are 16-bit readable/writable counters. The MTU has five TCNT counters, one for each channel.

The TCNT counters are initialized to H'0000 by a reset.

The TCNT counters cannot be accessed in 8-bit units; they must always be accessed as a 16-bit unit.

10.3.7 Timer General Register (TGR)

The TGR registers are dual function 16-bit readable/writable registers, functioning as either output compare or input capture registers. The MTU has 16 TGR registers, four each for channels 0, 3, and 4 and two each for channels 1 and 2. TGRC and TGRD for channels 0, 3, and 4 can also be designated for operation as buffer registers. The TGR registers cannot be accessed in 8-bit units; they must always be accessed as a 16-bit unit. TGR buffer register combinations are TGRA—TGRC and TGRB—TGRD. The initial value of TGR is H'FFFF.

Renesas

10.3.8 Timer Start Register (TSTR)

TSTR is an 8-bit readable/writable register that selects operation/stoppage for channels 0 to 4. When setting the operating mode in TMDR or setting the count clock in TCR, first stop the TCNT counter.

Bit	Bit Name	Initial value	R/W	Description
7	CST4	0	R/W	Counter Start 4 and 3
6	CST3	0	R/W	These bits select operation or stoppage for TCNT.
				If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value.
				0: TCNT_4 and TCNT_3 count operation is stopped
				1: TCNT_4 and TCNT_3 performs count operation
5 to 3	_	All 0	R	Reserved
				These bits are always read as 0. Only 0 should be written to these bits.
2	CST2	0	R/W	Counter Start 2 to 0
1	CST1	0	R/W	These bits select operation or stoppage for TCNT.
0	CST0	0	R/W	If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value.
				0: TCNT_2 to TCNT_0 count operation is stopped
				1: TCNT_2 to TCNT_0 performs count operation

10.3.9 Timer Synchro Register (TSYR)

TSYR is an 8-bit readable/writable register that selects independent operation or synchronous operation for the channel 0 to 4 TCNT counters. A channel performs synchronous operation when the corresponding bit in TSYR is set to 1.



Bit	Bit Name	Initial value	R/W	Description
7	SYNC4	0	R/W	Timer Synchro 4 and 3
6	SYNC3	0	R/W	These bits are used to select whether operation is independent of or synchronized with other channels.
				When synchronous operation is selected, the TCNT synchronous presetting of multiple channels, and synchronous clearing by counter clearing on another channel, are possible.
				To set synchronous operation, the SYNC bits for at least two channels must be set to 1. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source must also be set by means of bits CCLR0 to CCLR2 in TCR.
				 TCNT_4 and TCNT_3 operate independently (TCNT presetting/clearing is unrelated to other channels)
				1: TCNT_4 and TCNT_3 performs synchronous operation
				TCNT synchronous presetting/synchronous clearing is possible
5 to 3	_	All 0	R	Reserved
				These bits are always read as 0. Only 0 should be written to these bits.
2	SYNC2	0	R/W	Timer Synchro 2 to 0
1 0	SYNC1 SYNC0	0 0	R/W R/W	These bits are used to select whether operation is independent of or synchronized with other channels.
0		J		When synchronous operation is selected, the TCNT synchronous presetting of multiple channels, and synchronous clearing by counter clearing on another channel, are possible.
				To set synchronous operation, the SYNC bits for at least two channels must be set to 1. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source must also be set by means of bits CCLR0 to CCLR2 in TCR.
				0: TCNT_2 to TCNT_0 operates independently (TCNT presetting /clearing is unrelated to other channels)
				1: TCNT_2 to TCNT_0 performs synchronous operation
				TCNT synchronous presetting/synchronous clearing is possible

10.3.10 Timer Output Master Enable Register (TOER)

TOER is an 8-bit readable/writable register that enables/disables output settings for output pins TIOC4D, TIOC4C, TIOC3D, TIOC4B, TIOC4A, and TIOC3B. These pins do not output correctly if the TOER bits have not been set. Set TOER of CH3 and CH4 prior to setting TIOR of CH3 and CH4.

Bit	Bit Name	Initial value	R/W	Description
	Dit Name			Description
7, 6		All 1	R	Reserved
_				These bits are always read as 1. Only 1 should be written to these bits.
5	OE4D	0	R/W	Master Enable TIOC4D
				This bit enables/disables the TIOC4D pin MTU output.
				0: MTU output is disabled
				1: MTU output is enabled
4	OE4C	0	R/W	Master Enable TIOC4C
				This bit enables/disables the TIOC4C pin MTU output.
				0: MTU output is disabled
				1: MTU output is enabled
3	OE3D	0	R/W	Master Enable TIOC3D
				This bit enables/disables the TIOC3D pin MTU output.
				0: MTU output is disabled
				1: MTU output is enabled
2	OE4B	0	R/W	Master Enable TIOC4B
				This bit enables/disables the TIOC4B pin MTU output.
				0: MTU output is disabled
				1: MTU output is enabled
1	OE4A	0	R/W	Master Enable TIOC4A
				This bit enables/disables the TIOC4A pin MTU output.
				0: MTU output is disabled
				1: MTU output is enabled
0	OE3B	0	R/W	Master Enable TIOC3B
				This bit enables/disables the TIOC3B pin MTU output.
				0: MTU output is disabled
				1: MTU output is enabled

10.3.11 Timer Output Control Register (TOCR)

TOCR is an 8-bit readable/writable register that enables/disables PWM synchronized toggle output in complementary PWM mode/reset synchronized PWM mode, and controls output level inversion of PWM output.

		Initial		- · · ·
Bit	Bit Name	value	R/W	Description
7		0	R	Reserved
				This bit is always read as 0. Only 0 should be written to this bit.
6	PSYE	0	R/W	PWM Synchronous Output Enable
				This bit selects the enable/disable of toggle output synchronized with the PWM period.
				0: Toggle output is disabled
				1: Toggle output is enabled
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. Only 0 should be written to this bit.
1	OLSN	0	R/W	Output Level Select N
				This bit selects the reverse phase output level in reset- synchronized PWM mode/complementary PWM mode. See table 10.26
0	OLSP	0	R/W	Output Level Select P
				This bit selects the positive phase output level in reset- synchronized PWM mode/complementary PWM mode. See table 10.27

Table 10.26 Output Level Select Function

Bit 1	Function					
OLSN	Initial Output Active Level		Compare Ma	e Match Output		
OLSN		Active Level	Increment Count	Decrement Count		
0	High level	Low level	High level	Low level		
1	Low level	High level	Low level	High level		

Note: The reverse phase waveform initial output value changes to active level after elapse of the dead time after count start.

Bit 1	Function					
OLSP	Initial Output	Active Level	Compare Ma	atch Output		
OLSF		Active Level	Increment Count	Decrement Count		
0	High level	Low level	Low level	High level		
1	Low level	High level	High level	Low level		

Table 10.27 Output Level Select Function

Figure 10.2 shows an example of complementary PWM mode output (1 phase) when OLSN = 1, OLSP = 1.




Figure 10.2 Complementary PWM Mode Output Level Example

10.3.12 Timer Gate Control Register (TGCR)

TGCR is an 8-bit readable/writable register that controls the waveform output necessary for brushless DC motor control in reset-synchronized PWM mode/complementary PWM mode. These register settings are ineffective for anything other than complementary PWM mode/reset-synchronized PWM mode.

Bit	Bit Name	Initial value	R/W	Description	
7		0	R	Reserved	
				This bit is always read as 1. Only 1 should be written to this bit.	
6	BDC	0	R/W	Brushless DC Motor	
				This bit selects whether to make the functions of this register (TGCR) effective or ineffective.	
				0: Ordinary output	
				1: Functions of this register are made effective	
5	Ν	0	R/W	Reverse Phase Output (N) Control	
				This bit selects whether the level output or the reset- synchronized PWM/complementary PWM output while the reverse pins (TIOC3D, TIOC4C, and TIOC4D) are on- output.	
				0: Level output	
				1: Reset synchronized PWM/complementary PWM output	
4	Р	0	R/W	Positive Phase Output (P) Control	
				This bit selects whether the level output or the reset- synchronized PWM/complementary PWM output while the positive pin (TIOC3B, TIOC4A, and TIOC4B) are on- output.	
				0: Level output	
				1: Reset synchronized PWM/complementary PWM output	
3	FB	0	R/W	External Feedback Signal Enable	
				This bit selects whether the switching of the output of the positive/reverse phase is carried out automatically with the MTU/channel 0 TGRA, TGRB, TGRC input capture signals or by writing 0 or 1 to bits 2 to 0 in TGCR.	
				 Output switching is carried out by external input (Input sources are channel 0 TGRA, TGRB, TGRC input capture signal) 	
				1: Output switching is carried out by software (TGCR's UF, VF, WF settings).	
2	WF	0	R/W	Output Phase Switch 2 to 0	
1	VF	0	R/W	These bits set the positive phase/negative phase output	
0	UF	0	R/W	phase on or off state. The setting of these bits is valid only when the FB bit in this register is set to 1. In this case, the setting of bits 2 to 0 is a substitute for external input. See table 10.28.	

			Function					
Bit 2	Bit 1	Bit 0	TIOC3B	TIOC4A	TIOC4B	TIOC3D	TIOC4C	TIOC4D
WF	VF	UF	U Phase	V Phase	W Phase	U Phase	V Phase	W Phase
0	0	0	OFF	OFF	OFF	OFF	OFF	OFF
		1	ON	OFF	OFF	OFF	OFF	ON
	1	0	OFF	ON	OFF	ON	OFF	OFF
		1	OFF	ON	OFF	OFF	OFF	ON
1	0	0	OFF	OFF	ON	OFF	ON	OFF
		1	ON	OFF	OFF	OFF	ON	OFF
	1	0	OFF	OFF	ON	ON	OFF	OFF
		1	OFF	OFF	OFF	OFF	OFF	OFF

Table 10.28 Output level Select Function

10.3.13 Timer Subcounter (TCNTS)

TCNTS is a 16-bit read-only counter that is used only in complementary PWM mode. The initial value is H'0000.

Note: Accessing the TCNTS in 8-bit units is prohibited. Always access in 16-bit units.

10.3.14 Timer Dead Time Data Register (TDDR)

TDDR is a 16-bit register, used only in complementary PWM mode, that specifies the TCNT_3 and TCNT_4 counter offset values. In complementary PWM mode, when the TCNT_3 and TCNT_4 counters are cleared and then restarted, the TDDR register value is loaded into the TCNT_3 counter and the count operation starts. The initial value is H'FFFF.

Note: Accessing the TDDR in 8-bit units is prohibited. Always access in 16-bit units.

10.3.15 Timer Period Data Register (TCDR)

TCDR is a 16-bit register used only in complementary PWM mode. Set half the PWM carrier sync value as the TCDR register value. This register is constantly compared with the TCNTS counter in complementary PWM mode, and when a match occurs, the TCNTS counter switches direction (decrement to increment). The initial value is H'FFFF.

Note: Accessing the TCDR in 8-bit units is prohibited. Always access in 16-bit units.

10.3.16 Timer Period Buffer Register (TCBR)

The timer period buffer register (TCBR) is a 16-bit register used only in complementary PWM mode. It functions as a buffer register for the TCDR register. The TCBR register values are transferred to the TCDR register with the transfer timing set in the TMDR register. The initial value is H'FFFF.

Note: Accessing the TCBR in 8-bit units is prohibited. Always access in 16-bit units.

10.3.17 Bus Master Interface

The timer counters (TCNT), general registers (TGR), timer subcounter (TCNTS), timer period buffer register (TCBR), and timer dead time data register (TDDR), and timer period data register (TCDR) are 16-bit registers. A 16-bit data bus to the bus master enables 16-bit read/writes. 8-bit read/write is not possible. Always access in 16-bit units.

All registers other than the above registers are 8-bit registers. These are connected to the CPU by a 16-bit data bus, so 16-bit read/writes and 8-bit read/writes are both possible.

10.4 Operation

10.4.1 Basic Functions

Each channel has a TCNT and TGR register. TCNT performs up-counting, and is also capable of free-running operation, synchronous counting, and external event counting.

Each TGR can be used as an input capture register or output compare register.

Always set the MTU external pins function using the pin function controller (PFC).

Counter Operation

When one of bits CST0 to CST4 is set to 1 in TSTR, the TCNT counter for the corresponding channel begins counting. TCNT can operate as a free-running counter, periodic counter, for example.

Example of Count Operation Setting Procedure: Figure 10.3 shows an example of the count operation setting procedure.




Figure 10.3 Example of Counter Operation Setting Procedure

Free-Running Count Operation and Periodic Count Operation: Immediately after a reset, the MTU's TCNT counters are all designated as free-running counters. When the relevant bit in TSTR is set to 1 the corresponding TCNT counter starts up-count operation as a free-running counter. When TCNT overflows (from H'FFFF to H'0000), the TCFV bit in TSR is set to 1. If the value of the corresponding TCIEV bit in TIER is 1 at this point, the MTU requests an interrupt. After overflow, TCNT starts counting up again from H'0000.




Figure 10.4 illustrates free-running counter operation.

Figure 10.4 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, the TCNT counter for the relevant channel performs periodic count operation. The TGR register for setting the period is designated as an output compare register, and counter clearing by compare match is selected by means of bits CCLR0 to CCLR2 in TCR. After the settings have been made, TCNT starts up-count operation as a periodic counter when the corresponding bit in TSTR is set to 1. When the count value matches the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU requests an interrupt. After a compare match, TCNT starts counting up again from H'0000.

Figure 10.5 illustrates periodic counter operation.




Figure 10.5 Periodic Counter Operation

Waveform Output by Compare Match

The MTU can perform 0, 1, or toggle output from the corresponding output pin using compare match.

Example of Setting Procedure for Waveform Output by Compare Match: Figure 10.6 shows an example of the setting procedure for waveform output by compare match




Figure 10.6 Example of Setting Procedure for Waveform Output by Compare Match

Examples of Waveform Output Operation: Figure 10.7 shows an example of 0 output/1 output.

In this example TCNT has been designated as a free-running counter, and settings have been made such that 1 is output by compare match A, and 0 is output by compare match B. When the set level and the pin level coincide, the pin level does not change.




Figure 10.7 Example of 0 Output/1 Output Operation

Figure 10.8 shows an example of toggle output.

In this example, TCNT has been designated as a periodic counter (with counter clearing on compare match B), and settings have been made such that the output is toggled by both compare match A and compare match B.




Figure 10.8 Example of Toggle Output Operation

Input Capture Function

The TCNT value can be transferred to TGR on detection of the TIOC pin input edge.

Rising edge, falling edge, or both edges can be selected as the detected edge. For channels 0 and 1, it is also possible to specify another channel's counter input clock or compare match signal as the input capture source.

Note: When another channel's counter input clock is used as the input capture input for channels 0 and 1, $\phi/1$ should not be selected as the counter input clock used for input capture input. Input capture will not be generated if $\phi/1$ is selected.

Example of Input Capture Operation Setting Procedure: Figure 10.9 shows an example of the input capture operation setting procedure.




Figure 10.9 Example of Input Capture Operation Setting Procedure

Example of Input Capture Operation: Figure 10.10 shows an example of input capture operation.

In this example both rising and falling edges have been selected as the TIOCA pin input capture input edge, the falling edge has been selected as the TIOCB pin input capture input edge, and counter clearing by TGRB input capture has been designated for TCNT.






Figure 10.10 Example of Input Capture Operation


10.4.2 Synchronous Operation

In synchronous operation, the values in a number of TCNT counters can be rewritten simultaneously (synchronous presetting). Also, a number of TCNT counters can be cleared simultaneously by making the appropriate setting in TCR (synchronous clearing).

Synchronous operation enables TGR to be incremented with respect to a single time base.

Channels 0 to 4 can all be designated for synchronous operation.

Example of Synchronous Operation Setting Procedure: Figure 10.11 shows an example of the synchronous operation setting procedure.



- [4] Use bits CCLR2 to CCLR0 in TCR to designate synchronous clearing for the counter clearing source.
- [5] Set to 1 the CST bits in TSTR for the relevant channels, to start the count operation.

Figure 10.11 Example of Synchronous Operation Setting Procedure



Example of Synchronous Operation: Figure 10.12 shows an example of synchronous operation.

In this example, synchronous operation and PWM mode 1 have been designated for channels 0 to 2, TGRB_0 compare match has been set as the channel 0 counter clearing source, and synchronous clearing has been set for the channel 1 and 2 counter clearing source.

Three-phase PWM waveforms are output from pins TIOC0A, TIOC1A, and TIOC2A. At this time, synchronous presetting, and synchronous clearing by TGRB_0 compare match, are performed for channel 0 to 2 TCNT counters, and the data set in TGRB_0 is used as the PWM cycle.

For details of PWM modes, see section 10.4.5, PWM Modes.




Figure 10.12 Example of Synchronous Operation

10.4.3 Buffer Operation

Buffer operation, provided for channels 0, 3, and 4, enables TGRC and TGRD to be used as buffer registers.

Buffer operation differs depending on whether TGR has been designated as an input capture register or as a compare match register.

Table 10.29 shows the register combinations used in buffer operation.

Channel	Timer General Register	Buffer Register	
0	TGRA_0	TGRC_0	
	TGRB_0	TGRD_0	
3	TGRA_3	TGRC_3	
	TGRB_3	TGRD_3	
4	TGRA_4	TGRC_4	
	TGRB_4	TGRD_4	

Table 10.29 Register Combinations in Buffer Operation

• When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding channel is transferred to the timer general register.

This operation is illustrated in figure 10.13.




Figure 10.13 Compare Match Buffer Operation

• When TGR is an input capture register

When input capture occurs, the value in TCNT is transferred to TGR and the value previously held in the timer general register is transferred to the buffer register.

This operation is illustrated in figure 10.14.




Figure 10.14 Input Capture Buffer Operation

Example of Buffer Operation Setting Procedure: Figure 10.15 shows an example of the buffer operation setting procedure.




Figure 10.15 Example of Buffer Operation Setting Procedure

Examples of Buffer Operation:

• When TGR is an output compare register

Figure 10.16 shows an operation example in which PWM mode 1 has been designated for channel 0, and buffer operation has been designated for TGRA and TGRC. The settings used in this example are TCNT clearing by compare match B, 1 output at compare match A, and 0 output at compare match B.

As buffer operation has been set, when compare match A occurs the output changes and the value in buffer register TGRC is simultaneously transferred to timer general register TGRA. This operation is repeated each time that compare match A occurs.

For details of PWM modes, see section 10.4.5, PWM Modes.




Figure 10.16 Example of Buffer Operation (1)

• When TGR is an input capture register

Figure 10.17 shows an operation example in which TGRA has been designated as an input capture register, and buffer operation has been designated for TGRA and TGRC.

Counter clearing by TGRA input capture has been set for TCNT, and both rising and falling edges have been selected as the TIOCA pin input capture input edge.

As buffer operation has been set, when the TCNT value is stored in TGRA upon the occurrence of input capture A, the value previously stored in TGRA is simultaneously transferred to TGRC.






Figure 10.17 Example of Buffer Operation (2)

10.4.4 Cascaded Operation

In cascaded operation, two 16-bit counters for different channels are used together as a 32-bit counter.

This function works by counting the channel 1 counter clock upon overflow/underflow of TCNT_2 as set in bits TPSC0 to TPSC2 in TCR.

Underflow occurs only when the lower 16-bit TCNT is in phase-counting mode.

Table 10.30 shows the register combinations used in cascaded operation.

Note: When phase counting mode is set for channel 1 or 4, the counter clock setting is invalid and the counters operates independently in phase counting mode.

Table 10.30 Cascaded Combinations

Combination	Upper 16 Bits	Lower 16 Bits
Channels 1 and 2	TCNT_1	TCNT_2

Example of Cascaded Operation Setting Procedure: Figure 10.18 shows an example of the setting procedure for cascaded operation.




Figure 10.18 Cascaded Operation Setting Procedure

Examples of Cascaded Operation: Figure 10.19 illustrates the operation when TCNT_2 overflow/underflow counting has been set for TCNT_1 and phase counting mode has been designated for channel 2.

TCNT_1 is incremented by TCNT_2 overflow and decremented by TCNT_2 underflow.




Figure 10.19 Example of Cascaded Operation

10.4.5 PWM Modes

In PWM mode, PWM waveforms are output from the output pins. The output level can be selected as 0, 1, or toggle output in response to a compare match of each TGR.

TGR registers settings can be used to output a PWM waveform in the range of 0% to 100% duty.

Designating TGR compare match as the counter clearing source enables the period to be set in that register. All channels can be designated for PWM mode independently. Synchronous operation is also possible.

There are two PWM modes, as described below.

• PWM mode 1

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with TGRB and TGRC with TGRD. The output specified by bits IOA0 to IOA3 and IOC0 to IOC3 in TIOR is output from the TIOCA and TIOCC pins at compare matches A and C, and the output specified by bits IOB0 to IOB3 and IOD0 to IOD3 in TIOR is output at compare matches B and D. The initial output value is the value set in TGRA or TGRC. If the set values of paired TGRs are identical, the output value does not change when a compare match occurs. In PWM mode 1, a maximum 8-phase PWM output is possible.

• PWM mode 2

PWM output is generated using one TGR as the cycle register and the others as duty registers. The output specified in TIOR is performed by means of compare matches. Upon counter clearing by a synchronization register compare match, the output value of each pin is the initial value set in TIOR. If the set values of the cycle and duty registers are identical, the output value does not change when a compare match occurs.

In PWM mode 2, a maximum 8-phase PWM output is possible in combination use with synchronous operation.

The correspondence between PWM output pins and registers is shown in table 10.31.

			Output Pins
Channel	Registers	PWM Mode 1	PWM Mode 2
0	TGRA_0	TIOC0A	TIOC0A
	TGRB_0		TIOC0B
	TGRC_0	TIOC0C	TIOC0C
	TGRD_0		TIOC0D
1	TGRA_1	TIOC1A	TIOC1A
	TGRB_1		TIOC1B
2	TGRA_2	TIOC2A	TIOC2A
	TGRB_2		TIOC2B
3	TGRA_3	TIOC3A	Cannot be set
	TGRB_3		Cannot be set
	TGRC_3	TIOC3C	Cannot be set
	TGRD_3		Cannot be set
4	TGRA_4	TIOC4A	Cannot be set
	TGRB_4		Cannot be set
	TGRC_4	TIOC4C	Cannot be set
	TGRD_4		Cannot be set

Table 10.31 PWM Output Registers and Output Pins

Note: In PWM mode 2, PWM output is not possible for the TGR register in which the period is set.



Example of PWM Mode Setting Procedure: Figure 10.20 shows an example of the PWM mode setting procedure.




Figure 10.20 Example of PWM Mode Setting Procedure

Examples of PWM Mode Operation: Figure 10.21 shows an example of PWM mode 1 operation.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the TGRA initial output value and output value, and 1 is set as the TGRB output value.

In this case, the value set in TGRA is used as the period, and the values set in the TGRB registers are used as the duty cycle.




Figure 10.21 Example of PWM Mode Operation (1)

Figure 10.22 shows an example of PWM mode 2 operation.

In this example, synchronous operation is designated for channels 0 and 1, TGRB_1 compare match is set as the TCNT clearing source, and 0 is set for the initial output value and 1 for the output value of the other TGR registers (TGRA_0 to TGRD_0, TGRA_1), outputting a 5-phase PWM waveform.

In this case, the value set in TGRB_1 is used as the cycle, and the values set in the other TGRs are used as the duty levels.




Figure 10.22 Example of PWM Mode Operation (2)

Figure 10.23 shows examples of PWM waveform output with 0% duty cycle and 100% duty cycle in PWM mode.




Figure 10.23 Example of PWM Mode Operation (3)

10.4.6 Phase Counting Mode

In phase counting mode, the phase difference between two external clock inputs is detected and TCNT counts up or down accordingly. This mode can be set for channels 1 and 2.

When phase counting mode is set, an external clock is selected as the counter input clock and TCNT operates as an up/down-counter regardless of the setting of bits TPSC0 to TPSC2 and bits CKEG0 and CKEG1 in TCR. However, the functions of bits CCLR0 and CCLR1 in TCR, and of TIOR, TIER, and TGR, are valid, and input capture/compare match and interrupt functions can be used.

This can be used for two-phase encoder pulse input.

If overflow occurs when TCNT is counting up, the TCFV flag in TSR is set; if underflow occurs when TCNT is counting down, the TCFU flag is set.

The TCFD bit in TSR is the count direction flag. Reading the TCFD flag reveals whether TCNT is counting up or down.

Table 10.32 shows the correspondence between external clock pins and channels.

Table 10.32 Phase Counting Mode Clock Input Pins

	External Clock Pins		
Channels	A-Phase	B-Phase	
When channel 1 is set to phase counting mode	TCLKA	TCLKB	
When channel 2 is set to phase counting mode	TCLKC	TCLKD	

Example of Phase Counting Mode Setting Procedure: Figure 10.24 shows an example of the phase counting mode setting procedure.




Figure 10.24 Example of Phase Counting Mode Setting Procedure

Examples of Phase Counting Mode Operation: In phase counting mode, TCNT counts up or down according to the phase difference between two external clocks. There are four modes, according to the count conditions.

• Phase counting mode 1

Figure 10.25 shows an example of phase counting mode 1 operation, and table 10.33 summarizes the TCNT up/down-count conditions.




Figure 10.25 Example of Phase Counting Mode 1 Operation

Table 10.33 Up/Down-Count Conditions in Phase Counting Mode 1

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level	_F	Up-count
Low level	T_	
<u> </u>	Low level	
T_	High level	
High level	T_	Down-count
Low level	Ŀ	
<u> </u>	High level	
L	Low level	

Legend:

▲ : Rising edge

📜 : Falling edge

• Phase counting mode 2

Figure 10.26 shows an example of phase counting mode 2 operation, and table 10.34 summarizes the TCNT up/down-count conditions.




Figure 10.26 Example of Phase Counting Mode 2 Operation

Table 10.34	Up/Down-Count	Conditions in Ph	ase Counting Mode 2
-------------	---------------	-------------------------	---------------------

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level	Ŀ	Don't care
Low level	Ĩ.	Don't care
_ F	Low level	Don't care
L	High level	Up-count
High level	L	Don't care
Low level	Ŀ	Don't care
<u> </u>	High level	Don't care
L	Low level	Down-count

Legend:


▲ : Rising edge

₹ : Falling edge



• Phase counting mode 3

Figure 10.27 shows an example of phase counting mode 3 operation, and table 10.35 summarizes the TCNT up/down-count conditions.






Table 10.35 U	p/Down-Count	Conditions in	Phase	Counting Mode 3
---------------	---------------------	---------------	-------	------------------------

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level	Ţ	Don't care
Low level	Ĩ.	Don't care
Ţ	Low level	Don't care
T_	High level	Up-count
High level	Ĩ.	Down-count
Low level	Ŀ	Don't care
Ţ	High level	Don't care
٦_	Low level	Don't care

Legend:

▲ : Rising edge

📜 : Falling edge

• Phase counting mode 4

Figure 10.28 shows an example of phase counting mode 4 operation, and table 10.36 summarizes the TCNT up/down-count conditions.




Figure 10.28 Example of Phase Counting Mode 4 Operation

Table 10.36	Up/Down-Count	Conditions in	Phase	Counting Mode 4
-------------	----------------------	----------------------	-------	-----------------

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Up-count
Low level	T	
<u> </u>	Low level	Don't care
1	High level	
High level	T	Down-count
Low level		
<u> </u>	High level	Don't care
T_	Low level	

Legend:

📕 : Rising edge

🚹 : Falling edge



Phase Counting Mode Application Example: Figure 10.29 shows an example in which channel 1 is in phase counting mode, and channel 1 is coupled with channel 0 to input servo motor 2-phase encoder pulses in order to detect position or speed.

Channel 1 is set to phase counting mode 1, and the encoder pulse A-phase and B-phase are input to TCLKA and TCLKB.

Channel 0 operates with TCNT counter clearing by TGRC_0 compare match; TGRA_0 and TGRC_0 are used for the compare match function and are set with the speed control period and position control period. TGRB_0 is used for input capture, with TGRB_0 and TGRD_0 operating in buffer mode. The channel 1 counter input clock is designated as the TGRB_0 input capture source, and the pulse widths of 2-phase encoder 4-multiplication pulses are detected.

TGRA_1 and TGRB_1 for channel 1 are designated for input capture, and channel 0 TGRA_0 and TGRC_0 compare matches are selected as the input capture source and store the up/down-counter values for the control periods.

This procedure enables the accurate detection of position and speed.




Figure 10.29 Phase Counting Mode Application Example



10.4.7 Reset-Synchronized PWM Mode

In the reset-synchronized PWM mode, three-phase output of positive and negative PWM waveforms that share a common wave transition point can be obtained by combining channels 3 and 4.

When set for reset-synchronized PWM mode, the TIOC3B, TIOC3D, TIOC4A, TIOC4C, TIOC4B, and TIOC4D pins function as PWM output pins and TCNT3 functions as an upcounter.

Table 10.37 shows the PWM output pins used. Table 10.38 shows the settings of the registers.

Channel	Output Pin	Description
3	TIOC3B	PWM output pin 1
	TIOC3D	PWM output pin 1' (negative-phase waveform of PWM output 1)
4	TIOC4A	PWM output pin 2
	TIOC4C	PWM output pin 2' (negative-phase waveform of PWM output 2)
	TIOC4B	PWM output pin 3
	TIOC4D	PWM output pin 3' (negative-phase waveform of PWM output 3)

Table 10.37 Output Pins for Reset-Synchronized PWM Mode

Table 10.38	Register Settings fo	or Reset-Synchronized PWM Mode
14010 10100	register settings it	i iteset synem onized i vivi vioue

Register	Description of Setting
TCNT_3	Initial setting of H'0000
TCNT_4	Initial setting of H'0000
TGRA_3	Set count cycle for TCNT_3
TGRB_3	Sets the turning point for PWM waveform output by the TIOC3B and TIOC3D pins
TGRA_4	Sets the turning point for PWM waveform output by the TIOC4A and TIOC4C pins
TGRB_4	Sets the turning point for PWM waveform output by the TIOC4B and TIOC4D pins

Procedure for Selecting the Reset-Synchronized PWM Mode: Figure 10.30 shows an example of procedure for selecting the reset synchronized PWM mode.

- 1. Clear the CST3 and CST4 bits in the TSTR to 0 to halt the counting of TCNT. The resetsynchronized PWM mode must be set up while TCNT_3 and TCNT_4 are halted.
- Set bits TPSC2–TPSC0 and CKEG1 and CKEG0 in the TCR_3 to select the counter clock and clock edge for channel 3. Set bits CCLR2–CCLR0 in the TCR_3 to select TGRA comparematch as a counter clear source.
- 3. When performing brushless DC motor control, set bit BDC in the timer gate control register (TGCR) and set the feedback signal input source and output chopping or gate signal direct output.
- 4. Reset TCNT_3 and TCNT_4 to H'0000.
- 5. TGRA_3 is the period register. Set the waveform period value in TGRA_3. Set the transition timing of the PWM output waveforms in TGRB_3, TGRA_4, and TGRB_4. Set times within the compare-match range of TCNT_3.

 $X \leq TGRA_3$ (X: set value).

- 6. Select enabling/disabling of toggle output synchronized with the PMW cycle using bit PSYE in the timer output control register (TOCR), and set the PWM output level with bits OLSP and OLSN.
- Set bits MD3–MD0 in TMDR_3 to B'1000 to select the reset-synchronized PWM mode. TIOC3A, TIOC3B, TIOC3D, TIOC4A, TIOC4B, TIOC4C and TIOC4D function as PWM output pins*. Do not set to TMDR_4.
- 8. Set the enabling/disabling of the PWM waveform output pin in TOER.
- 9. Set the CST3 bit in the TSTR to 1 to start the count operation.
- Notes: The output waveform starts to toggle operation at the point of $TCNT_3 = TGRA_3 = X$ by setting X = TGRA, i.e., cycle = duty.
 - * PFC registers should be specified before this procedure.






Figure 10.30 Procedure for Selecting the Reset-Synchronized PWM Mode

Reset-Synchronized PWM Mode Operation: Figure 10.31 shows an example of operation in the reset-synchronized PWM mode. TCNT_3 and TCNT_4 operate as upcounters. The counter is cleared when a TCNT_3 and TGRA_3 compare-match occurs, and then begins counting up from H'0000. The PWM output pin output toggles with each occurrence of a TGRB_3, TGRA_4, TGRB_4 compare-match, and upon counter clears.




Figure 10.31 Reset-Synchronized PWM Mode Operation Example (When the TOCR's OLSN = 1 and OLSP = 1)

10.4.8 Complementary PWM Mode

In the complementary PWM mode, three-phase output of non-overlapping positive and negative PWM waveforms can be obtained by combining channels 3 and 4.

In complementary PWM mode, TIOC3B, TIOC3D, TIOC4A, TIOC4B, TIOC4C, and TIOC4D pins function as PWM output pins, the TIOC3A pin can be set for toggle output synchronized with the PWM period. TCNT_3 and TCNT_4 function as increment/decrement counters.

Table 10.39 shows the PWM output pins used. Table 10.40 shows the settings of the registers used.

A function to directly cut off the PWM output by using an external signal is supported as a port function.

Output Pin	Description
TIOC3A	Toggle output synchronized with PWM period (or I/O port)
TIOC3B	PWM output pin 1
TIOC3C	I/O port*
TIOC3D	PWM output pin 1' (non-overlapping negative-phase waveform of PWM output 1)
TIOC4A	PWM output pin 2
TIOC4B	PWM output pin 3
TIOC4C	PWM output pin 2' (non-overlapping negative-phase waveform of PWM output 2)
TIOC4D	PWM output pin 3' (non-overlapping negative-phase waveform of PWM output 3)
	TIOC3A TIOC3B TIOC3C TIOC3D TIOC4A TIOC4B TIOC4C

 Table 10.39 Output Pins for Complementary PWM Mode

Note: * Avoid setting the TIOC3C pin as a timer I/O pin in the complementary PWM mode.

Table 10.40	Register	Settings for	Complementary	PWM Mode
1 abic 10.40	Register	Settings for	Comprementar y	I WINI MIOUC

Channel	Counter/Register	Description	Read/Write from CPU
3	TCNT_3	Start of up-count from value set in dead time register	Maskable by BSC/BCR1 setting*
	TGRA_3	Set TCNT_3 upper limit value (1/2 carrier cycle + dead time)	Maskable by BSC/BCR1 setting*
	TGRB_3	PWM output 1 compare register	Maskable by BSC/BCR1 setting*
	TGRC_3	TGRA_3 buffer register	Always readable/writable
	TGRD_3	PWM output 1/TGRB_3 buffer register	Always readable/writable
4	TCNT_4	Up-count start, initialized to H'0000	Maskable by BSC/BCR1 setting*
	TGRA_4	PWM output 2 compare register	Maskable by BSC/BCR1 setting*
	TGRB_4	PWM output 3 compare register	Maskable by BSC/BCR1 setting*
	TGRC_4	PWM output 2/TGRA_4 buffer register	Always readable/writable
	TGRD_4	PWM output 3/TGRB_4 buffer register	Always readable/writable
Timer dead (TDDR)	time data register	Set TCNT_4 and TCNT_3 offset value (dead time value)	Maskable by BSC/BCR1 setting*
Timer cycle (TCDR)	data register	Set TCNT_4 upper limit value (1/2 carrier cycle)	Maskable by BSC/BCR1 setting*
Timer cycle (TCBR)	buffer register	TCDR buffer register	Always readable/writable
Subcounter (TCNTS)		Subcounter for dead time generation	Read-only
Temporary register 1 (TEMP1)		PWM output 1/TGRB_3 temporary register	Not readable/writable
Temporary	register 2 (TEMP2)	PWM output 2/TGRA_4 temporary register	Not readable/writable
Temporary register 3 (TEMP3)		PWM output 3/TGRB_4 temporary register	Not readable/writable

BSC/BCR1 (bus controller/bus control register 1).




Figure 10.32 Block Diagram of Channels 3 and 4 in Complementary PWM Mode

Section 10 Multi-Function Timer Pulse Unit (MTU)

Example of Complementary PWM Mode Setting Procedure: An example of the complementary PWM mode setting procedure is shown in Figure 10.33.

- 1. Clear bits CST3 and CST4 in the timer start register (TSTR) to 0, and halt timer counter (TCNT) operation. Perform complementary PWM mode setting when TCNT_3 and TCNT_4 are stopped.
- 2. Set the same counter clock and clock edge for channels 3 and 4 with bits TPSC2–TPSC0 and bits CKEG1 and CKEG0 in the timer control register (TCR). Use bits CCLR2–CCLR0 to set synchronous clearing only when restarting by a synchronous clear from another channel during complementary PWM mode operation.
- 3. When performing brushless DC motor control, set bit BDC in the timer gate control register (TGCR) and set the feedback signal input source and output chopping or gate signal direct output.
- 4. Set the dead time in TCNT_3. Set TCNT_4 to H'0000.
- 5. Set only when restarting by a synchronous clear from another channel during complementary PWM mode operation. In this case, synchronize the channel generating the synchronous clear with channels 3 and 4 using the timer synchro register (TSYR).
- 6. Set the output PWM duty in the duty registers (TGRB_3, TGRA_4, TGRB_4) and buffer registers (TGRD_3, TGRC_4, TGRD_4). Set the same initial value in each corresponding TGR.
- 7. Set the dead time in the dead time register (TDDR), 1/2 the carrier cycle in the carrier cycle data register (TCDR) and carrier cycle buffer register (TCBR), and 1/2 the carrier cycle plus the dead time in TGRA_3 and TGRC_3.
- 8. Select enabling/disabling of toggle output synchronized with the PWM cycle using bit PSYE in the timer output control register (TOCR), and set the PWM output level with bits OLSP and OLSN.
- 9. Select complementary PWM mode in timer mode register 3 (TMDR_3). Pins TIOC3A, TIOC3B, TIOC3D, TIOC4A, TIOC4B, TIOC4C, and TIOC4D function as output pins^{*}. Do not set in TMDR_4.
- 10. Set enabling/disabling of PWM waveform output pin output in the timer output master enable register (TOER).
- 11. Set the port control and port I/O registers.
- 12. Set bits CST3 and CST4 in TSTR to 1 simultaneously to start the count operation.
- Note: * PFC registers should be specified before this procedure.






Figure 10.33 Example of Complementary PWM Mode Setting Procedure

Outline of Complementary PWM Mode Operation

In complementary PWM mode, 6-phase PWM output is possible. Figure 10.34 illustrates counter operation in complementary PWM mode, and Figure 10.35 shows an example of complementary PWM mode operation.

Counter Operation: In complementary PWM mode, three counters—TCNT_3, TCNT_4, and TCNTS—perform up/down-count operations.

TCNT_3 is automatically initialized to the value set in TDDR when complementary PWM mode is selected and the CST bit in TSTR is 0.

When the CST bit is set to 1, TCNT_3 counts up to the value set in TGRA_3, then switches to down-counting when it matches TGRA_3,. When the TCNT3 value matches TDDR, the counter switches to up-counting, and the operation is repeated in this way.

TCNT_4 is initialized to H'0000.

When the CST bit is set to 1, TCNT4 counts up in synchronization with TCNT_3, and switches to down-counting when it matches TCDR. On reaching H'0000, TCNT4 switches to up-counting, and the operation is repeated in this way.

TCNTS is a read-only counter. It need not be initialized.

When TCNT_3 matches TCDR during TCNT_3 and TCNT_4 up/down-counting, down-counting is started, and when TCNTS matches TCDR, the operation switches to up-counting. When TCNTS matches TGRA_3, it is cleared to H'0000.

When TCNT_4 matches TDDR during TCNT_3 and TCNT_4 down-counting, up-counting is started, and when TCNTS matches TDDR, the operation switches to down-counting. When TCNTS reaches H'0000, it is set with the value in TGRA_3.

TCNTS is compared with the compare register and temporary register in which the PWM duty is set during the count operation only.






Figure 10.34 Complementary PWM Mode Counter Operation

Register Operation: In complementary PWM mode, nine registers are used, comprising compare registers, buffer registers, and temporary registers. Figure 10.35 shows an example of complementary PWM mode operation.

The registers which are constantly compared with the counters to perform PWM output are TGRB_3, TGRA_4, and TGRB_4. When these registers match the counter, the value set in bits OLSN and OLSP in the timer output control register (TOCR) is output.

The buffer registers for these compare registers are TGRD_3, TGRC_4, and TGRD_4.

Between a buffer register and compare register there is a temporary register. The temporary registers cannot be accessed by the CPU.

Data in a compare register is changed by writing the new data to the corresponding buffer register. The buffer registers can be read or written at any time.

The data written to a buffer register is constantly transferred to the temporary register in the Ta interval. Data is not transferred to the temporary register in the Tb interval. Data written to a buffer register in this interval is transferred to the temporary register at the end of the Tb interval.

The value transferred to a temporary register is transferred to the compare register when TCNTS for which the Tb interval ends matches TGRA_3 when counting up, or H'0000 when counting down. The timing for transfer from the temporary register to the compare register can be selected with bits MD3–MD0 in the timer mode register (TMDR). Figure 10.35 shows an example in which the mode is selected in which the change is made in the trough.

Renesas

In the tb interval (tb1 in Figure 10.35) in which data transfer to the temporary register is not performed, the temporary register has the same function as the compare register, and is compared with the counter. In this interval, therefore, there are two compare match registers for one-phase output, with the compare register containing the pre-change data, and the temporary register containing the new data. In this interval, the three counters—TCNT_3, TCNT_4, and TCNTS—and two registers—compare register and temporary register—are compared, and PWM output controlled accordingly.






Figure 10.35 Example of Complementary PWM Mode Operation

Initialization: In complementary PWM mode, there are six registers that must be initialized.

Before setting complementary PWM mode with bits MD3–MD0 in the timer mode register (TMDR), the following initial register values must be set.

TGRC_3 operates as the buffer register for TGRA_3, and should be set with 1/2 the PWM carrier cycle + dead time Td. The timer cycle buffer register (TCBR) operates as the buffer register for the timer cycle data register (TCDR), and should be set with 1/2 the PWM carrier cycle. Set dead time Td in the timer dead time data register (TDDR).

Set the respective initial PWM duty values in buffer registers TGRD_3, TGRC_4, and TGRD_4.

The values set in the five buffer registers excluding TDDR are transferred simultaneously to the corresponding compare registers when complementary PWM mode is set.

Set TCNT_4 to H'0000 before setting complementary PWM mode.

Register/Counter	Set Value
TGRC_3	1/2 PWM carrier cycle + dead time Td
TDDR	Dead time Td
TCBR	1/2 PWM carrier cycle
TGRD_3, TGRC_4, TGRD_4	Initial PWM duty value for each phase
TCNT_4	H'0000

Note: The TGRC_3 set value must be the sum of 1/2 the PWM carrier cycle set in TCBR and dead time Td set in TDDR.

PWM Output Level Setting: In complementary PWM mode, the PWM pulse output level is set with bits OLSN and OLSP in the timer output control register (TOCR).

The output level can be set for each of the three positive phases and three negative phases of 6-phase output.

Complementary PWM mode should be cleared before setting or changing output levels.

Dead Time Setting: In complementary PWM mode, PWM pulses are output with a nonoverlapping relationship between the positive and negative phases. This non-overlap time is called the dead time.

The non-overlap time is set in the timer dead time data register (TDDR). The value set in TDDR is used as the TCNT_3 counter start value, and creates non-overlap between TCNT_3 and TCNT_4. Complementary PWM mode should be cleared before changing the contents of TDDR.

PWM Cycle Setting: In complementary PWM mode, the PWM pulse cycle is set in two registers—TGRA_3, in which the TCNT_3 upper limit value is set, and TCDR, in which the TCNT_4 upper limit value is set. The settings should be made so as to achieve the following relationship between these two registers:

TGRA_3 set value = TCDR set value + TDDR set value

The TGRA_3 and TCDR settings are made by setting the values in buffer registers TGRC_3 and TCBR. The values set in TGRC_3 and TCBR are transferred simultaneously to TGRA_3 and TCDR in accordance with the transfer timing selected with bits MD3–MD0 in the timer mode register (TMDR).

The updated PWM cycle is reflected from the next cycle when the data update is performed at the crest, and from the current cycle when performed in the trough. Figure 10.36 illustrates the operation when the PWM cycle is updated at the crest.

See the following section, Register data updating, for the method of updating the data in each buffer register.




Figure 10.36 Example of PWM Cycle Updating

Renesas

Register Data Updating: In complementary PWM mode, the buffer register is used to update the data in a compare register. The update data can be written to the buffer register at any time. There are five PWM duty and carrier cycle registers that have buffer registers and can be updated during operation.


There is a temporary register between each of these registers and its buffer register. When subcounter TCNTS is not counting, if buffer register data is updated, the temporary register value is also rewritten. Transfer is not performed from buffer registers to temporary registers when TCNTS is counting; in this case, the value written to a buffer register is transferred after TCNTS halts.

The temporary register value is transferred to the compare register at the data update timing set with bits MD3–MD0 in the timer mode register (TMDR). Figure 10.37 shows an example of data updating in complementary PWM mode. This example shows the mode in which data updating is performed at both the counter crest and trough.

When rewriting buffer register data, a write to TGRD_4 must be performed at the end of the update. Data transfer from the buffer registers to the temporary registers is performed simultaneously for all five registers after the write to TGRD_4.

A write to TGRD_4 must be performed after writing data to the registers to be updated, even when not updating all five registers, or when updating the TGRD_4 data. In this case, the data written to TGRD_4 should be the same as the data prior to the write operation.







Initial Output in Complementary PWM Mode: In complementary PWM mode, the initial output is determined by the setting of bits OLSN and OLSP in the timer output control register (TOCR).

This initial output is the PWM pulse non-active level, and is output from when complementary PWM mode is set with the timer mode register (TMDR) until TCNT_4 exceeds the value set in the dead time register (TDDR). Figure 10.38 shows an example of the initial output in complementary PWM mode.

An example of the waveform when the initial PWM duty value is smaller than the TDDR value is shown in Figure 10.39.




Figure 10.38 Example of Initial Output in Complementary PWM Mode (1)




Figure 10.39 Example of Initial Output in Complementary PWM Mode (2)

Complementary PWM Mode PWM Output Generation Method: In complementary PWM mode, 3-phase output is performed of PWM waveforms with a non-overlap time between the positive and negative phases. This non-overlap time is called the dead time.

A PWM waveform is generated by output of the output level selected in the timer output control register in the event of a compare-match between a counter and data register. While TCNTS is counting, data register and temporary register values are simultaneously compared to create consecutive PWM pulses from 0 to 100%. The relative timing of on and off compare-match occurrence may vary, but the compare-match that turns off each phase takes precedence to secure the dead time and ensure that the positive phase and negative phase on times do not overlap. Figures 10.40 to 10.42 show examples of waveform generation in complementary PWM mode.

Renesas

The positive phase/negative phase off timing is generated by a compare-match with the solid-line counter, and the on timing by a compare-match with the dotted-line counter operating with a delay of the dead time behind the solid-line counter. In the T1 period, compare-match **a** that turns off the negative phase has the highest priority, and compare-matches occurring prior to **a** are ignored. In the T2 period, compare-match **c** that turns off the positive phase has the highest priority, and compare-matches occurring prior to **c** are ignored.

In normal cases, compare-matches occur in the order $\mathbf{a} \to \mathbf{b} \to \mathbf{c} \to \mathbf{d}$ (or $\mathbf{c} \to \mathbf{d} \to \mathbf{a'} \to \mathbf{b'}$), as shown in Figure 10.40.

If compare-matches deviate from the $\mathbf{a} \to \mathbf{b} \to \mathbf{c} \to \mathbf{d}$ order, since the time for which the negative phase is off is less than twice the dead time, the figure shows the positive phase is not being turned on. If compare-matches deviate from the $\mathbf{c} \to \mathbf{d} \to \mathbf{a'} \to \mathbf{b'}$ order, since the time for which the positive phase is off is less than twice the dead time, the figure shows the negative phase is not being turned on.

If compare-match \mathbf{c} occurs first following compare-match \mathbf{a} , as shown in Figure 10.41, comparematch \mathbf{b} is ignored, and the negative phase is turned off by compare-match \mathbf{d} . This is because turning off of the positive phase has priority due to the occurrence of compare-match \mathbf{c} (positive phase off timing) before compare-match \mathbf{b} (positive phase on timing) (consequently, the waveform does not change since the positive phase goes from off to off).

Similarly, in the example in Figure 10.42, compare-match \mathbf{a}' with the new data in the temporary register occurs before compare-match \mathbf{c} , but other compare-matches occurring up to \mathbf{c} , which turns off the positive phase, are ignored. As a result, the positive phase is not turned on.

Thus, in complementary PWM mode, compare-matches at turn-off timings take precedence, and turn-on timing compare-matches that occur before a turn-off timing compare-match are ignored.






Figure 10.40 Example of Complementary PWM Mode Waveform Output (1)




Figure 10.41 Example of Complementary PWM Mode Waveform Output (2)




Figure 10.42 Example of Complementary PWM Mode Waveform Output (3)




Figure 10.43 Example of Complementary PWM Mode 0% and 100% Waveform Output (1)

Rev. 4.00 Dec 05, 2005 page 224 of 564 REJ09B0270-0400





Figure 10.44 Example of Complementary PWM Mode 0% and 100% Waveform Output (2)









Figure 10.46 Example of Complementary PWM Mode 0% and 100% Waveform Output (4)





Rev. 4.00 Dec 05, 2005 page 226 of 564 REJ09B0270-0400


Complementary PWM Mode 0% and 100% Duty Output: In complementary PWM mode, 0% and 100% duty cycles can be output as required. Figures 10.43 to 10.47 show output examples.

100% duty output is performed when the data register value is set to H'0000. The waveform in this case has a positive phase with a 100% on-state. 0% duty output is performed when the data register value is set to the same value as TGRA_3. The waveform in this case has a positive phase with a 100% off-state.

On and off compare-matches occur simultaneously, but if a turn-on compare-match and turn-off compare-match for the same phase occur simultaneously, both compare-matches are ignored and the waveform does not change.

Toggle Output Synchronized with PWM Cycle: In complementary PWM mode, toggle output can be performed in synchronization with the PWM carrier cycle by setting the PSYE bit to 1 in the timer output control register (TOCR). An example of a toggle output waveform is shown in Figure 10.48.

This output is toggled by a compare-match between TCNT_3 and TGRA_3 and a compare-match between TCNT4 and H'0000.



The output pin for this toggle output is the TIOC3A pin. The initial output is 1.



Renesas

Counter Clearing by another Channel: In complementary PWM mode, by setting a mode for synchronization with another channel by means of the timer synchro register (TSYR), and selecting synchronous clearing with bits CCLR2–CCLR0 in the timer control register (TCR), it is possible to have TCNT_3, TCNT_4, and TCNTS cleared by another channel.

Figure 10.49 illustrates the operation.

Use of this function enables counter clearing and restarting to be performed by means of an external signal.




Figure 10.49 Counter Clearing Synchronized with Another Channel



Example of AC Synchronous Motor (Brushless DC Motor) Drive Waveform Output: In complementary PWM mode, a brushless DC motor can easily be controlled using the timer gate control register (TGCR). Figures 10.50 to 10.53 show examples of brushless DC motor drive waveforms created using TGCR.

When output phase switching for a 3-phase brushless DC motor is performed by means of external signals detected with a Hall element, etc., clear the FB bit in TGCR to 0. In this case, the external signals indicating the polarity position are input to channel 0 timer input pins TIOC0A, TIOC0B, and TIOC0C (set with PFC). When an edge is detected at pin TIOC0A, TIOC0B, or TIOC0C, the output on/off state is switched automatically.

When the FB bit is 1, the output on/off state is switched when the UF, VF, or WF bit in TGCR is cleared to 0 or set to 1.

The drive waveforms are output from the complementary PWM mode 6-phase output pins. With this 6-phase output, in the case of on output, it is possible to use complementary PWM mode output and perform chopping output by setting the N bit or P bit to 1. When the N bit or P bit is 0, level output is selected.

The 6-phase output active level (on output level) can be set with the OLSN and OLSP bits in the timer output control register (TOCR) regardless of the setting of the N and P bits.

Renesas




Figure 10.50 Example of Output Phase Switching by External Input (1)




Figure 10.51 Example of Output Phase Switching by External Input (2)




Figure 10.52 Example of Output Phase Switching by Means of UF, VF, WF Bit Settings (1)




Figure 10.53 Example of Output Phase Switching by Means of UF, VF, WF Bit Settings (2)

A/D Conversion Start Request Setting: In complementary PWM mode, an A/D conversion start request can be set using a TGRA_3 compare-match or a compare-match on a channel other than channels 3 and 4.

When start requests using a TGRA_3 compare-match are set, A/D conversion can be started at the center of the PWM pulse.

A/D conversion start requests can be set by setting the TTGE bit to 1 in the timer interrupt enable register (TIER).

Complementary PWM Mode Output Protection Function

Complementary PWM mode output has the following protection functions.

• Register and counter miswrite prevention function

With the exception of the buffer registers, which can be rewritten at any time, access by the CPU can be enabled or disabled for the mode registers, control registers, compare registers, and counters used in complementary PWM mode by means of bit 13 in the bus controller's bus control register 1 (BCR1). Some registers in channels 3 and 4 concerned are listed below: total 21 registers of TCR_3 and TCR_4; TMDR_3 and TMDR_4; TIORH_3 and TIORH_4; TIORL_3 and TIORL_4; TIER_3 and TIER_4; TCNT_3 and TCNT_4; TGRA_3 and TGRA_4; TGRB_3 and TGRB_4; TOER; TOCR; TGCR; TCDR; and TDDR. This function enables the CPU to prevent miswriting due to the CPU runaway by disabling CPU access to the mode registers, control register, and cannot be modified.

• Halting of PWM output by external signal

The 6-phase PWM output pins can be set automatically to the high-impedance state by inputting specified external signals. There are four external signal input pins. See section 10.9, Port Output Enable (POE), for details.

• Halting of PWM output when oscillator is stopped

If it is detected that the clock input to this LSI has stopped, the 6-phase PWM output pins automatically go to the high-impedance state. The pin states are not guaranteed when the clock is restarted.

See section 4.2, Function for Detecting the Oscillator Halt.



10.5 Interrupts

10.5.1 Interrupts and Priorities

There are three kinds of MTU interrupt source; TGR input capture/compare match, TCNT overflow, and TCNT underflow. Each interrupt source has its own status flag and enable/disabled bit, allowing the generation of interrupt request signals to be enabled or disabled individually.

When an interrupt request is generated, the corresponding status flag in TSR is set to 1. If the corresponding enable/disable bit in TIER is set to 1 at this time, an interrupt is requested. The interrupt request is cleared by clearing the status flag to 0.

Relative channel priorities can be changed by the interrupt controller, however the priority order within a channel is fixed. For details, see section 6, Interrupt Controller (INTC).

Table 10.42 lists the TPU interrupt sources.

Renesas

Channel	Name	Interrupt Source	Interrupt Flag	DTC Activation	Priority
0	TGI0A	TGRA_0 input capture/compare match	TGFA_0	Possible	High
	TGI0B	TGRB_0 input capture/compare match	TGFB_0	Possible	_ ♦
	TGI0C	TGRC_0 input capture/compare match	TGFC_0	Possible	_
	TGI0D	TGRD_0 input capture/compare match	TGFD_0	Possible	_
	TCI0V	TCNT_0 overflow	TCFV_0	Not possible	_
1	TGI1A	TGRA_1 input capture/compare match	TGFA_1	Possible	_
	TGI1B	TGRB_1 input capture/compare match	TGFB_1	Possible	_
	TCI1V	TCNT_1 overflow	TCFV_1	Not possible	_
	TCI1U	TCNT_1 underflow	TCFU_1	Not possible	_
2	TGI2A	TGRA_2 input capture/compare match	TGFA_2	Possible	_
	TGI2B	TGRB_2 input capture/compare match	TGFB_2	Possible	_
	TCI2V	TCNT_2 overflow	TCFV_2	Not possible	_
	TCI2U	TCNT_2 underflow	TCFU_2	Not possible	_
3	TGI3A	TGRA_3 input capture/compare match	TGFA_3	Possible	
	TGI3B	TGRB_3 input capture/compare match	TGFB_3	Possible	
	TGI3C	TGRC_3 input capture/compare match	TGFC_3	Possible	
	TGI3D	TGRD_3 input capture/compare match	TGFD_3	Possible	
	TCI3V	TCNT_3 overflow	TCFV_3	Not possible	
4	TGI4A	TGRA_4 input capture/compare match	TGFA_4	Possible	
	TGI4B	TGRB_4 input capture/compare match	TGFB_4	Possible	
	TGI4C	TGRC_4 input capture/compare match	TGFC_4	Possible	
	TGI4D	TGRD_4 input capture/compare match	TGFD_4	Possible	_↓
	TCI4V	TCNT_4 overflow/underflow	TCFV_4	Possible	Low

Table 10.42 MTU Interrupts

Note: This table shows the initial state immediately after a reset. The relative channel priorities can be changed by the interrupt controller.

Input Capture/Compare Match Interrupt: An interrupt is requested if the TGIE bit in TIER is set to 1 when the TGF flag in TSR is set to 1 by the occurrence of a TGR input capture/compare match on a particular channel. The interrupt request is cleared by clearing the TGF flag to 0. The MTU has 16 input capture/compare match interrupts, four each for channels 0, 3, and 4, and two each for channels 1 and 2.

Overflow Interrupt: An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in TSR is set to 1 by the occurrence of TCNT overflow on a channel. The interrupt request is cleared by clearing the TCFV flag to 0. The MTU has five overflow interrupts, one for each channel.

Underflow Interrupt: An interrupt is requested if the TCIEU bit in TIER is set to 1 when the TCFU flag in TSR is set to 1 by the occurrence of TCNT underflow on a channel. The interrupt request is cleared by clearing the TCFU flag to 0. The MTU has four underflow interrupts, one each for channels 1 and 2.

10.5.2 DTC Activation

The DTC can be activated by the TGR input capture/compare match interrupt in each channel. For details, see section 8, Data Transfer Controller (DTC).

A total of 17 MTU input capture/compare match interrupts can be used as DTC activation sources, four each for channels 0 and 3, and two each for channels 1 and 2, and five for channel 4.

10.5.3 A/D Converter Activation

The A/D converter can be activated by the TGRA input capture/compare match in each channel.

If the TTGE bit in TIER is set to 1 when the TGFA flag in TSR is set to 1 by the occurrence of a TGRA input capture/compare match on a particular channel, a request to start A/D conversion is sent to the A/D converter. If the MTU conversion start trigger has been selected on the A/D converter at this time, A/D conversion starts.

In the MTU, a total of five TGRA input capture/compare match interrupts can be used as A/D converter conversion start sources, one for each channel.

10.6 Operation Timing

10.6.1 Input/Output Timing

TCNT Count Timing: Figure 10.54 shows TCNT count timing in internal clock operation, and Figure 10.55 shows TCNT count timing in external clock operation (normal mode), and Figure 10.56 shows TCNT count timing in external clock operation (phase counting mode).




Figure 10.54 Count Timing in Internal Clock Operation




Figure 10.55 Count Timing in External Clock Operation

Section 10 Multi-Function Timer Pulse Unit (MTU)




Figure 10.56 Count Timing in External Clock Operation (Phase Counting Mode)

Output Compare Output Timing: A compare match signal is generated in the final state in which TCNT and TGR match (the point at which the count value matched by TCNT is updated). When a compare match signal is generated, the output value set in TIOR is output at the output compare output pin (TIOC pin). After a match between TCNT and TGR, the compare match signal is not generated until the TCNT input clock is generated.

Figure 10.57 shows output compare output timing (normal mode and PWM mode) and Figure 10.58 shows output compare output timing (complementary PWM mode and reset synchronous PWM mode).




Figure 10.57 Output Compare Output Timing (Normal Mode/PWM Mode)

Renesas

Рф	
TCNT input clock	
TCNT	N N+1
TGR	Ν
Compare match signal	
TIOC pin	χ

Figure 10.58 Output Compare Output Timing (Complementary PWM Mode/Reset Synchronous PWM Mode)

Input Capture Signal Timing: Figure 10.59 shows input capture signal timing.




Figure 10.59 Input Capture Input Signal Timing

Timing for Counter Clearing by Compare Match/Input Capture: Figure 10.60 shows the timing when counter clearing on compare match is specified, and Figure 10.61 shows the timing when counter clearing on input capture is specified.




Figure 10.60 Counter Clear Timing (Compare Match)




Figure 10.61 Counter Clear Timing (Input Capture)

Buffer Operation Timing: Figures 10.62 and 10.63 show the timing in buffer operation.




Figure 10.62 Buffer Operation Timing (Compare Match)




Figure 10.63 Buffer Operation Timing (Input Capture)

10.6.2 Interrupt Signal Timing

TGF Flag Setting Timing in Case of Compare Match: Figure 10.64 shows the timing for setting of the TGF flag in TSR on compare match, and TGI interrupt request signal timing.

Ρφ		
TCNT input clock		
TCNT	N X N+1	
TGR	Ν	
Compare match signal		
TGF flag		
TGI interrupt		

Figure 10.64 TGI Interrupt Timing (Compare Match)



TGF Flag Setting Timing in Case of Input Capture: Figure 10.65 shows the timing for setting of the TGF flag in TSR on input capture, and TGI interrupt request signal timing.




Figure 10.65 TGI Interrupt Timing (Input Capture)




TCFV Flag/TCFU Flag Setting Timing: Figure 10.66 shows the timing for setting of the TCFV flag in TSR on overflow, and TCIV interrupt request signal timing.

Figure 10.67 shows the timing for setting of the TCFU flag in TSR on underflow, and TCIU interrupt request signal timing.

Ρφ	
TCNT input clock	
TCNT (overflow)	H'FFFF H'0000
Overflow signal	
TCFV flag	
TCIV interrupt	

Figure 10.66 TCIV Interrupt Setting Timing





Status Flag Clearing Timing: After a status flag is read as 1 by the CPU, it is cleared by writing 0 to it. When the DTC is activated, the flag is cleared automatically. Figure 10.68 shows the timing for status flag clearing by the CPU, and Figure 10.69 shows the timing for status flag clearing by the DTC.




Figure 10.68 Timing for Status Flag Clearing by the CPU




Figure 10.69 Timing for Status Flag Clearing by DTC Activation

10.7 Usage Notes

10.7.1 Module Standby Mode Setting

MTU operation can be disabled or enabled using the module standby register. The initial setting is for MTU operation to be halted. Register access is enabled by clearing module standby mode. For details, refer to section 21, Power-Down Modes.

10.7.2 Input Clock Restrictions

The input clock pulse width must be at least 1.5 states in the case of single-edge detection, and at least 2.5 states in the case of both-edge detection. The TPU will not operate properly at narrower pulse widths.

In phase counting mode, the phase difference and overlap between the two input clocks must be at least 1.5 states, and the pulse width must be at least 2.5 states. Figure 10.70 shows the input clock conditions in phase counting mode.




Figure 10.70 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode

10.7.3 Caution on Period Setting

When counter clearing on compare match is set, TCNT is cleared in the final state in which it matches the TGR value (the point at which the count value matched by TCNT is updated). Consequently, the actual counter frequency is given by the following formula:

$$f = \frac{P\phi}{(N+1)}$$

f

Where

: Counter frequency

Po : Peripheral clock operating frequency

N : TGR set value

10.7.4 Contention between TCNT Write and Clear Operations

If the counter clear signal is generated in the T2 state of a TCNT write cycle, TCNT clearing takes precedence and the TCNT write is not performed.

Figure 10.71 shows the timing in this case.




Figure 10.71 Contention between TCNT Write and Clear Operations

10.7.5 Contention between TCNT Write and Increment Operations

If incrementing occurs in the T2 state of a TCNT write cycle, the TCNT write takes precedence and TCNT is not incremented.

Figure 10.72 shows the timing in this case.




Figure 10.72 Contention between TCNT Write and Increment Operations



10.7.6 Contention between TGR Write and Compare Match

When a compare match occurs in the T2 state of a TGR write cycle, the TGR write is executed and the compare match signal is generated.

Figure 10.73 shows the timing in this case.





Figure 10.73 Contention between TGR Write and Compare Match



10.7.7 Contention between Buffer Register Write and Compare Match

If a compare match occurs in the T2 state of a TGR write cycle, the data that is transferred to TGR by the buffer operation differs depending on channel 0 and channels 3 and 4: data on channel 0 is that after write, and on channels 3 and 4, before write.






Figure 10.74 Contention between Buffer Register Write and Compare Match (Channel 0)




Figure 10.75 Contention between Buffer Register Write and Compare Match (Channels 3 and 4)



10.7.8 Contention between TGR Read and Input Capture

If an input capture signal is generated in the T1 state of a TGR read cycle, the data that is read will be that in the buffer after input capture transfer.

Figure 10.76 shows the timing in this case.




Figure 10.76 Contention between TGR Read and Input Capture

10.7.9 Contention between TGR Write and Input Capture

If an input capture signal is generated in the T2 state of a TGR write cycle, the input capture operation takes precedence and the write to TGR is not performed.

Figure 10.77 shows the timing in this case.




Figure 10.77 Contention between TGR Write and Input Capture



10.7.10 Contention between Buffer Register Write and Input Capture

If an input capture signal is generated in the T2 state of a buffer register write cycle, the buffer operation takes precedence and the write to the buffer register is not performed.

Figure 10.78 shows the timing in this case.




Figure 10.78 Contention between Buffer Register Write and Input Capture

10.7.11 TCNT2 Write and Overflow/Underflow Contention in Cascade Connection

With timer counters TCNT1 and TCNT2 in a cascade connection, when a contention occurs during TCNT_1 count (during a TCNT_2 overflow/underflow) in the T_2 state of the TCNT_2 write cycle, the write to TCNT_2 is conducted, and the TCNT_1 count signal is disabled. At this point, if there is match with TGRA_1 and the TCNT_1 value, a compare signal is issued. Furthermore, when the TCNT_1 count clock is selected as the input capture source of channel 0, TGRA_0 to D_0 carry out the input capture operation. In addition, when the compare match/input capture is selected as the input capture source of TGRB_1, TGRB_1 carries out input capture operation. The timing is shown in Figure 10.79.

For cascade connections, be sure to synchronize settings for channels 1 and 2 when setting TCNT clearing.




Figure 10.79 TCNT_2 Write and Overflow/Underflow Contention with Cascade Connection

10.7.12 Counter Value during Complementary PWM Mode Stop

When counting operation is stopped with TCNT_3 and TCNT_4 in complementary PWM mode, TCNT_3 has the timer dead time register (TDDR) value, and TCNT_4 is set to H'0000.

When restarting complementary PWM mode, counting begins automatically from the initialized state. This explanatory diagram is shown in Figure 10.80.

When counting begins in another operating mode, be sure that TCNT_3 and TCNT_4 are set to the initial values.




Figure 10.80 Counter Value during Complementary PWM Mode Stop

10.7.13 Buffer Operation Setting in Complementary PWM Mode

In complementary PWM mode, conduct rewrites by buffer operation for the PWM cycle setting register (TGRA_3), timer cycle data register (TCDR), and duty setting registers (TGRB_3, TRGA_4, and TGRB_4).

In complementary PWM mode, channel 3 and channel 4 buffers operate in accordance with bit settings BFA and BFB of TMDR_3. When TMDR_3's BFA bit is set to 1, TGRC_3 functions as a buffer register for TGRA_3. At the same time, TGRC_4 functions as the buffer register for TRGA_4, while the TCBR functions as the TCDR's buffer register.

10.7.14 Reset Sync PWM Mode Buffer Operation and Compare Match Flag

When setting buffer operation for reset sync PWM mode, set the BFA and BFB bits of TMDR_4 to 0. The TIOC4C pin will be unable to produce its waveform output if the BFA bit of TMDR_4 is set to 1.

In reset sync PWM mode, the channel 3 and channel 4 buffers operate in accordance with the BFA and BFB bit settings of TMDR_3. For example, if the BFA bit of TMDR_3 is set to 1, TGRC_3 functions as the buffer register for TGRA_3. At the same time, TGRC_4 functions as the buffer register for TRGA_4.

The TGFC bit and TGFD bit of TSR_3 and TSR_4 are not set when TGRC_3 and TGRD_3 are operating as buffer registers.

Figure 10.81 shows an example of operations for TGR_3, TGR_4, TIOC3, and TIOC4, with TMDR_3's BFA and BFB bits set to 1, and TMDR_4's BFA and BFB bits set to 0.




Figure 10.81 Buffer Operation and Compare-Match Flags in Reset Sync PWM Mode

10.7.15 Overflow Flags in Reset Sync PWM Mode

When set to reset sync PWM mode, TCNT_3 and TCNT_4 start counting when the CST3 bit of TSTR is set to 1. At this point, TCNT_4's count clock source and count edge obey the TCR_3 setting.

In reset sync PWM mode, with cycle register TGRA_3's set value at H'FFFF, when specifying TGR3A compare-match for the counter clear source, TCNT_3 and TCNT_4 count up to H'FFFF, then a compare-match occurs with TGRA_3, and TCNT_3 and TCNT_4 are both cleared. At this point, TSR's overflow flag TCFV bit is not set.

Figure 10.82 shows a TCFV bit operation example in reset sync PWM mode with a set value for cycle register TGRA_3 of H'FFFF, when a TGRA_3 compare-match has been specified without synchronous setting for the counter clear source.




Figure 10.82 Reset Sync PWM Mode Overflow Flag

10.7.16 Contention between Overflow/Underflow and Counter Clearing

If overflow/underflow and counter clearing occur simultaneously, the TCFV/TCFU flag in TSR is not set and TCNT clearing takes precedence.

Figure 10.83 shows the operation timing when a TGR compare match is specified as the clearing source, and when H'FFFF is set in TGR.




Figure 10.83 Contention between Overflow and Counter Clearing



10.7.17 Contention between TCNT Write and Overflow/Underflow

If there is an up-count or down-count in the T2 state of a TCNT write cycle, and overflow/underflow occurs, the TCNT write takes precedence and the TCFV/TCFU flag in TSR is not set.

Figure 10.84 shows the operation timing when there is contention between TCNT write and overflow.




Figure 10.84 Contention between TCNT Write and Overflow

10.7.18 Cautions on Transition from Normal Operation or PWM Mode 1 to Reset-Synchronous PWM Mode

When making a transition from channel 3 or 4 normal operation or PWM mode 1 to resetsynchronous PWM mode, if the counter is halted with the output pins (TIOC3B, TIOC3D, TIOC4A, TIOC4C, TIOC4B, TIOC4D) in the high-impedance state, followed by the transition to reset-synchronous PWM mode and operation in that mode, the initial pin output will not be correct.

When making a transition from normal operation to reset-synchronous PWM mode, write H'11 to registers TIORH_3, TIORL_3, TIORH_4, and TIORL_4 to initialize the output pins to low level output, then set an initial register value of H'00 before making the mode transition.

When making a transition from PWM mode 1 to reset-synchronous PWM mode, first switch to normal operation, then initialize the output pins to low level output and set an initial register value of H'00 before making the transition to reset-synchronous PWM mode.

10.7.19 Output Level in Complementary PWM Mode and Reset-Synchronous PWM Mode

When channels 3 and 4 are in complementary PWM mode or reset-synchronous PWM mode, the PWM waveform output level is set with the OLSP and OLSN bits in the timer output control register (TOCR). In the case of complementary PWM mode or reset-synchronous PWM mode, TIOR should be set to H'00.

10.7.20 Interrupts in Module Standby Mode

If module standby mode is entered when an interrupt has been requested, it will not be possible to clear the CPU interrupt source or the DTC activation source. Interrupts should therefore be disabled before entering module standby mode.

10.7.21 Simultaneous Input Capture of TCNT_1 and TCNT_2 in Cascade Connection

When cascade-connected timer counters (TCNT_1 and TCNT_2) are operated, cascade values cannot be captured even if input capture is executed simultaneously with TIOC1A or TIOC1B and TIOC2A or TIOC2B.

10.7.22 Notes on Buffer Operation Settings

When enabling buffer operation, clear to 0 bit TGIEC or TGIED in the timer interrupt enable register (TIER) corresponding to the TGRC or TGRD register used as the buffer register.



10.8 MTU Output Pin Initialization

10.8.1 Operating Modes

The MTU has the following six operating modes. Waveform output is possible in all of these modes.

- Normal mode (channels 0 to 4)
- PWM mode 1 (channels 0 to 4)
- PWM mode 2 (channels 0 to 2)
- Phase counting modes 1–4 (channels 1 and 2)
- Complementary PWM mode (channels 3 and 4)
- Reset-synchronous PWM mode (channels 3 and 4)

The MTU output pin initialization method for each of these modes is described in this section.

10.8.2 Reset Start Operation

The MTU output pins (TIOC^{*}) are initialized low by a reset or in standby mode. Since MTU pin function selection is performed by the pin function controller (PFC), when the PFC is set, the MTU pin states at that point are output to the ports. When MTU output is selected by the PFC immediately after a reset, the MTU output initial level, low, is output directly at the port. When the active level is low, the system will operate at this point, and therefore the PFC setting should be made after initialization of the MTU output pins is completed.

Note: Channel number and port notation are substituted for *.

10.8.3 Operation in Case of Re-Setting Due to Error During Operation, etc.

If an error occurs during MTU operation, MTU output should be cut by the system. Cutoff is performed by switching the pin output to port output with the PFC and outputting the inverse of the active level. For large-current pins, output can also be cut by hardware, using port output enable (POE). The pin initialization procedures for re-setting due to an error during operation, etc., and the procedures for restarting in a different mode after re-setting, are shown below.

The MTU has six operating modes, as stated above. There are thus 36 mode transition combinations, but some transitions are not available with certain channel and mode combinations. Possible mode transition combinations are shown in table 10.43.

Before	After					
	Normal	PWM1	PWM2	РСМ	CPWM	RPWM
Normal	(1)	(2)	(3)	(4)	(5)	(6)
PWM1	(7)	(8)	(9)	(10)	(11)	(12)
PWM2	(13)	(14)	(15)	(16)	None	None
PCM	(17)	(18)	(19)	(20)	None	None
CPWM	(21)	(22)	None	None	(23) (24)	(25)
RPWM	(26)	(27)	None	None	(28)	(29)
Legend:						

Table 10.43 Mode Transition Combinations

Normal: Normal mode PWM1: PWM mode 1 PWM2: PWM mode 2 Phase counting modes 1-4 PCM: **CPWM: Complementary PWM mode**

RPWM: Reset-synchronous PWM mode

The above abbreviations are used in some places in following descriptions.



10.8.4 Overview of Initialization Procedures and Mode Transitions in Case of Error during Operation, Etc.

- When making a transition to a mode (Normal, PWM1, PWM2, PCM) in which the pin output level is selected by the timer I/O control register (TIOR) setting, initialize the pins by means of a TIOR setting.
- In PWM mode 1, since a waveform is not output to the TIOC*B (TIOC *D) pin, setting TIOR will not initialize the pins. If initialization is required, carry it out in normal mode, then switch to PWM mode 1.
- In PWM mode 2, since a waveform is not output to the cycle register pin, setting TIOR will not initialize the pins. If initialization is required, carry it out in normal mode, then switch to PWM mode 2.
- In normal mode or PWM mode 2, if TGRC and TGRD operate as buffer registers, setting TIOR will not initialize the buffer register pins. If initialization is required, clear buffer mode, carry out initialization, then set buffer mode again.
- In PWM mode 1, if either TGRC or TGRD operates as a buffer register, setting TIOR will not initialize the TGRC pin. To initialize the TGRC pin, clear buffer mode, carry out initialization, then set buffer mode again.
- When making a transition to a mode (CPWM, RPWM) in which the pin output level is selected by the timer output control register (TOCR) setting, switch to normal mode and perform initialization with TIOR, then restore TIOR to its initial value, and temporarily disable channel 3 and 4 output with the timer output master enable register (TOER). Then operate the unit in accordance with the mode setting procedure (TOCR setting, TMDR setting, TOER setting).

Pin initialization procedures are described below for the numbered combinations in table 10.43. The active level is assumed to be low.

Note: Channel number is substituted for * indicated in this article.

(1) Operation when Error Occurs during Normal Mode Operation, and Operation is

Restarted in Normal Mode: Figure 10.85 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in normal mode after re-setting.




Figure 10.85 Error Occurrence in Normal Mode, Recovery in Normal Mode

- 1. After a reset, MTU output is low and ports are in the high-impedance state.
- 2. After a reset, the TMDR setting is for normal mode.
- 3. For channels 3 and 4, enable output with TOER before initializing the pins with TIOR.
- 4. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence.)
- 5. Set MTU output with the PFC.
- 6. The count operation is started by TSTR.
- 7. Output goes low on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR.
- 11. Not necessary when restarting in normal mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.



(2) Operation when Error Occurs during Normal Mode Operation, and Operation is **Restarted in PWM Mode 1:** Figure 10.86 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in PWM mode 1 after re-setting.




Figure 10.86 Error Occurrence in Normal Mode, Recovery in PWM Mode 1

1 to 10 are the same as in Figure 10.85.

- 11. Set PWM mode 1.
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC*B side is not initialized. If initialization is required, initialize in normal mode, then switch to PWM mode 1.)
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

(3) Operation when Error Occurs during Normal Mode Operation, and Operation is **Restarted in PWM Mode 2:** Figure 10.87 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in PWM mode 2 after re-setting.




Figure 10.87 Error Occurrence in Normal Mode, Recovery in PWM Mode 2

- 1 to 10 are the same as in Figure 10.85.
- 11. Set PWM mode 2.
- 12. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized. If initialization is required, initialize in normal mode, then switch to PWM mode 2.)
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.
- Note: PWM mode 2 can only be set for channels 0–2, and therefore TOER setting is not necessary.



(4) Operation when Error Occurs during Normal Mode Operation, and Operation is **Restarted in Phase Counting Mode:** Figure 10.88 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in phase counting mode after resetting.




Figure 10.88 Error Occurrence in Normal Mode, Recovery in Phase Counting Mode

1 to 10 are the same as in Figure 10.85.

- 11. Set phase counting mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.
- Note: Phase counting mode can only be set for channels 1 and 2, and therefore TOER setting is not necessary.

(5) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Complementary PWM Mode: Figure 10.89 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in complementary PWM mode after re-setting.




Figure 10.89 Error Occurrence in Normal Mode, Recovery in Complementary PWM Mode

1 to 10 are the same as in Figure 10.85.

- 11. Initialize the normal mode waveform generation section with TIOR.
- 12. Disable operation of the normal mode waveform generation section with TIOR.
- 13. Disable channel 3 and 4 output with TOER.
- 14. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
- 15. Set complementary PWM.
- 16. Enable channel 3 and 4 output with TOER.
- 17. Set MTU output with the PFC.
- 18. Operation is restarted by TSTR.



(6) Operation when Error Occurs during Normal Mode Operation, and Operation is Restarted in Reset-Synchronous PWM Mode: Figure 10.90 shows an explanatory diagram of the case where an error occurs in normal mode and operation is restarted in reset-synchronous PWM mode after re-setting.




Figure 10.90 Error Occurrence in Normal Mode, Recovery in Reset-Synchronous PWM Mode

- 1 to 13 are the same as in Figure 10.89.
- 14. Select the reset-synchronous PWM output level and cyclic output enabling/disabling with TOCR.
- 15. Set reset-synchronous PWM.
- 16. Enable channel 3 and 4 output with TOER.
- 17. Set MTU output with the PFC.
- 18. Operation is restarted by TSTR.

(7) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is

Restarted in Normal Mode: Figure 10.91 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in normal mode after re-setting.




Figure 10.91 Error Occurrence in PWM Mode 1, Recovery in Normal Mode

- 1. After a reset, MTU output is low and ports are in the high-impedance state.
- 2. Set PWM mode 1.
- 3. For channels 3 and 4, enable output with TOER before initializing the pins with TIOR.
- 4. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence. In PWM mode 1, the TIOC*B side is not initialized.)
- 5. Set MTU output with the PFC.
- 6. The count operation is started by TSTR.
- 7. Output goes low on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR.
- 11. Set normal mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.



(8) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is **Restarted in PWM Mode 1:** Figure 10.92 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in PWM mode 1 after re-setting.




Figure 10.92 Error Occurrence in PWM Mode 1, Recovery in PWM Mode 1

1 to 10 are the same as in Figure 10.91.

- 11. Not necessary when restarting in PWM mode 1.
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC*B side is not initialized.)
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

(9) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is **Restarted in PWM Mode 2:** Figure 10.93 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in PWM mode 2 after re-setting.




Figure 10.93 Error Occurrence in PWM Mode 1, Recovery in PWM Mode 2

- 1 to 10 are the same as in Figure 10.91.
- 11. Set PWM mode 2.
- 12. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized.)
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.
- Note: PWM mode 2 can only be set for channels 0–2, and therefore TOER setting is not necessary.



(10) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is **Restarted in Phase Counting Mode:** Figure 10.94 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in phase counting mode after resetting.




Figure 10.94 Error Occurrence in PWM Mode 1, Recovery in Phase Counting Mode

1 to 10 are the same as in Figure 10.91.

- 11. Set phase counting mode.
- 12. Initialize the pins with TIOR.
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.
- Note: Phase counting mode can only be set for channels 1 and 2, and therefore TOER setting is not necessary.

(11) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is **Restarted in Complementary PWM Mode:** Figure 10.95 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in complementary PWM mode after re-setting.




Figure 10.95 Error Occurrence in PWM Mode 1, Recovery in Complementary PWM Mode

1 to 10 are the same as in Figure 10.91.

- 11. Set normal mode for initialization of the normal mode waveform generation section.
- 12. Initialize the PWM mode 1 waveform generation section with TIOR.
- 13. Disable operation of the PWM mode 1 waveform generation section with TIOR.
- 14. Disable channel 3 and 4 output with TOER.
- 15. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
- 16. Set complementary PWM.
- 17. Enable channel 3 and 4 output with TOER.
- 18. Set MTU output with the PFC.
- 19. Operation is restarted by TSTR.



(12) Operation when Error Occurs during PWM Mode 1 Operation, and Operation is **Restarted in Reset-Synchronous PWM Mode:** Figure 10.96 shows an explanatory diagram of the case where an error occurs in PWM mode 1 and operation is restarted in reset-synchronous PWM mode after re-setting.




Figure 10.96 Error Occurrence in PWM Mode 1, Recovery in Reset-Synchronous PWM Mode

1 to 14 are the same as in Figure 10.95.

- 15. Select the reset-synchronous PWM output level and cyclic output enabling/disabling with TOCR.
- 16. Set reset-synchronous PWM.
- 17. Enable channel 3 and 4 output with TOER.
- 18. Set MTU output with the PFC.
- 19. Operation is restarted by TSTR.

(13) Operation when Error Occurs during PWM Mode 2 Operation, and Operation is **Restarted in Normal Mode:** Figure 10.97 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in normal mode after re-setting.




Figure 10.97 Error Occurrence in PWM Mode 2, Recovery in Normal Mode

- 1. After a reset, MTU output is low and ports are in the high-impedance state.
- 2. Set PWM mode 2.
- 3. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence. In PWM mode 2, the cycle register pins are not initialized. In the example, TIOC *A is the cycle register.)
- 4. Set MTU output with the PFC.
- 5. The count operation is started by TSTR.
- 6. Output goes low on compare-match occurrence.
- 7. An error occurs.
- 8. Set port output with the PFC and output the inverse of the active level.
- 9. The count operation is stopped by TSTR.
- 10. Set normal mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.



(14) Operation when Error Occurs during PWM Mode 2 Operation, and Operation is **Restarted in PWM Mode 1:** Figure 10.98 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in PWM mode 1 after re-setting.




Figure 10.98 Error Occurrence in PWM Mode 2, Recovery in PWM Mode 1

1 to 9 are the same as in Figure 10.97.

- 10. Set PWM mode 1.
- 11. Initialize the pins with TIOR. (In PWM mode 1, the TIOC*B side is not initialized.)
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.

(15) Operation when Error Occurs during PWM Mode 2 Operation, and Operation is **Restarted in PWM Mode 2:** Figure 10.99 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in PWM mode 2 after re-setting.




Figure 10.99 Error Occurrence in PWM Mode 2, Recovery in PWM Mode 2

1 to 9 are the same as in Figure 10.97.

- 10. Not necessary when restarting in PWM mode 2.
- 11. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized.)
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.



(16) Operation when Error Occurs during PWM Mode 2 Operation, and Operation is **Restarted in Phase Counting Mode:** Figure 10.100 shows an explanatory diagram of the case where an error occurs in PWM mode 2 and operation is restarted in phase counting mode after resetting.




Figure 10.100 Error Occurrence in PWM Mode 2, Recovery in Phase Counting Mode

1 to 9 are the same as in Figure 10.97.

- 10. Set phase counting mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.

(17) Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in Normal Mode: Figure 10.101 shows an explanatory diagram of the case where an error occurs in phase counting mode and operation is restarted in normal mode after re-setting.




Figure 10.101 Error Occurrence in Phase Counting Mode, Recovery in Normal Mode

- 1. After a reset, MTU output is low and ports are in the high-impedance state.
- 2. Set phase counting mode.
- 3. Initialize the pins with TIOR. (The example shows initial high output, with low output on compare-match occurrence.)
- 4. Set MTU output with the PFC.
- 5. The count operation is started by TSTR.
- 6. Output goes low on compare-match occurrence.
- 7. An error occurs.
- 8. Set port output with the PFC and output the inverse of the active level.
- 9. The count operation is stopped by TSTR.
- 10. Set in normal mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.



(18) Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in PWM Mode 1: Figure 10.102 shows an explanatory diagram of the case where an error occurs in phase counting mode and operation is restarted in PWM mode 1 after re-setting.




Figure 10.102 Error Occurrence in Phase Counting Mode, Recovery in PWM Mode 1

1 to 9 are the same as in Figure 10.101.

- 10. Set PWM mode 1.
- 11. Initialize the pins with TIOR. (In PWM mode 1, the TIOC *B side is not initialized.)
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.

(19) Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in PWM Mode 2: Figure 10.103 shows an explanatory diagram of the case where an error occurs in phase counting mode and operation is restarted in PWM mode 2 after re-setting.




Figure 10.103 Error Occurrence in Phase Counting Mode, Recovery in PWM Mode 2

1 to 9 are the same as in Figure 10.101.

- 10. Set PWM mode 2.
- 11. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized.)
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.



(20) Operation when Error Occurs during Phase Counting Mode Operation, and Operation is Restarted in Phase Counting Mode: Figure 10.104 shows an explanatory diagram of the case where an error occurs in phase counting mode and operation is restarted in phase counting mode after re-setting.




Figure 10.104 Error Occurrence in Phase Counting Mode, Recovery in Phase Counting Mode

1 to 9 are the same as in Figure 10.101.

- 10. Not necessary when restarting in phase counting mode.
- 11. Initialize the pins with TIOR.
- 12. Set MTU output with the PFC.
- 13. Operation is restarted by TSTR.

(21) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Normal Mode: Figure 10.105 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in normal mode after re-setting.




Figure 10.105 Error Occurrence in Complementary PWM Mode, Recovery in Normal Mode

- 1. After a reset, MTU output is low and ports are in the high-impedance state.
- 2. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
- 3. Set complementary PWM.
- 4. Enable channel 3 and 4 output with TOER.
- 5. Set MTU output with the PFC.
- 6. The count operation is started by TSTR.
- 7. The complementary PWM waveform is output on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR. (MTU output becomes the complementary PWM output initial value.)
- 11. Set normal mode. (MTU output goes low.)
- 12. Initialize the pins with TIOR.
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

(22) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in PWM Mode 1: Figure 10.106 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in PWM mode 1 after re-setting.






Figure 10.106 Error Occurrence in Complementary PWM Mode, Recovery in PWM Mode 1

1 to 10 are the same as in Figure 10.105.

- 11. Set PWM mode 1. (MTU output goes low.)
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC *B side is not initialized.)
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

(23) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Complementary PWM Mode: Figure 10.107 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in complementary PWM mode after re-setting (when operation is restarted using the cycle and duty settings at the time the counter was stopped).







- 1 to 10 are the same as in Figure 10.105.
- 11. Set MTU output with the PFC.
- 12. Operation is restarted by TSTR.
- 13. The complementary PWM waveform is output on compare-match occurrence.



(24) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Complementary PWM Mode: Figure 10.108 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in complementary PWM mode after re-setting (when operation is restarted using completely new cycle and duty settings).





1 to 10 are the same as in Figure 10.105.

- 11. Set normal mode and make new settings. (MTU output goes low.)
- 12. Disable channel 3 and 4 output with TOER.
- 13. Select the complementary PWM mode output level and cyclic output enabling/disabling with TOCR.
- 14. Set complementary PWM.
- 15. Enable channel 3 and 4 output with TOER.
- 16. Set MTU output with the PFC.
- 17. Operation is restarted by TSTR.

(25) Operation when Error Occurs during Complementary PWM Mode Operation, and Operation is Restarted in Reset-Synchronous PWM Mode: Figure 10.109 shows an explanatory diagram of the case where an error occurs in complementary PWM mode and operation is restarted in reset-synchronous PWM mode.




Figure 10.109 Error Occurrence in Complementary PWM Mode, Recovery in Reset-Synchronous PWM Mode

- 1 to 10 are the same as in Figure 10.105.
- 11. Set normal mode. (MTU output goes low.)
- 12. Disable channel 3 and 4 output with TOER.
- 13. Select the reset-synchronous PWM mode output level and cyclic output enabling/disabling with TOCR.
- 14. Set reset-synchronous PWM.
- 15. Enable channel 3 and 4 output with TOER.
- 16. Set MTU output with the PFC.
- 17. Operation is restarted by TSTR.



(26) Operation when Error Occurs during Reset-Synchronous PWM Mode Operation, and Operation is Restarted in Normal Mode: Figure 10.110 shows an explanatory diagram of the case where an error occurs in reset-synchronous PWM mode and operation is restarted in normal mode after re-setting.




Figure 10.110 Error Occurrence in Reset-Synchronous PWM Mode, Recovery in Normal Mode

- 1. After a reset, MTU output is low and ports are in the high-impedance state.
- 2. Select the reset-synchronous PWM output level and cyclic output enabling/disabling with TOCR.
- 3. Set reset-synchronous PWM.
- 4. Enable channel 3 and 4 output with TOER.
- 5. Set MTU output with the PFC.
- 6. The count operation is started by TSTR.
- 7. The reset-synchronous PWM waveform is output on compare-match occurrence.
- 8. An error occurs.
- 9. Set port output with the PFC and output the inverse of the active level.
- 10. The count operation is stopped by TSTR. (MTU output becomes the reset-synchronous PWM output initial value.)
- 11. Set normal mode. (MTU positive phase output is low, and negative phase output is high.)
- 12. Initialize the pins with TIOR.
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.

(27) Operation when Error Occurs during Reset-Synchronous PWM Mode Operation, and Operation is Restarted in PWM Mode 1: Figure 10.111 shows an explanatory diagram of the case where an error occurs in reset-synchronous PWM mode and operation is restarted in PWM mode 1 after re-setting.





Figure 10.111 Error Occurrence in Reset-Synchronous PWM Mode, Recovery in PWM Mode 1


1 to 10 are the same as in Figure 10.110.

- 11. Set PWM mode 1. (MTU positive phase output is low, and negative phase output is high.)
- 12. Initialize the pins with TIOR. (In PWM mode 1, the TIOC *B side is not initialized.)
- 13. Set MTU output with the PFC.
- 14. Operation is restarted by TSTR.



(28) Operation when Error Occurs during Reset-Synchronous PWM Mode Operation, and Operation is Restarted in Complementary PWM Mode: Figure 10.112 shows an explanatory diagram of the case where an error occurs in reset-synchronous PWM mode and operation is restarted in complementary PWM mode after re-setting.





1 to 10 are the same as in Figure 10.110.

- 11. Disable channel 3 and 4 output with TOER.
- 12. Select the complementary PWM output level and cyclic output enabling/disabling with TOCR.
- 13. Set complementary PWM. (The MTU cyclic output pin goes low.)
- 14. Enable channel 3 and 4 output with TOER.
- 15. Set MTU output with the PFC.
- 16. Operation is restarted by TSTR.

(29) Operation when Error Occurs during Reset-Synchronous PWM Mode Operation, and Operation is Restarted in Reset-Synchronous PWM Mode: Figure 10.113 shows an

explanatory diagram of the case where an error occurs in reset-synchronous PWM mode and operation is restarted in reset-synchronous PWM mode after re-setting.




Figure 10.113 Error Occurrence in Reset-Synchronous PWM Mode, Recovery in Reset-Synchronous PWM Mode

- 1 to 10 are the same as in Figure 10.110.
- 11. Set MTU output with the PFC.
- 12. Operation is restarted by TSTR.
- 13. The reset-synchronous PWM waveform is output on compare-match occurrence.



10.9 Port Output Enable (POE)

The port output enable (POE) can be used to establish a high-impedance state for high-current pins, by changing the POE0–POE3 pin input, depending on the output status of the high-current pins (PE9/TIOC3B, PE11/TIOC3D, PE12/TIOC4A, PE13/TIOC4B/MRES, PE14/TIOC4C, PE15/TIOC4D/IRQOUT). It can also simultaneously generate interrupt requests.

The high-current pins also become high-impedance regardless of whether these pin functions are selected in cases such as when the oscillator stops or in standby mode.

10.9.1 Features

- Each of the POE0–POE3 input pins can be set for falling edge, Pφ/8 × 16, Pφ/16 × 16, or Pφ/128 × 16 low-level sampling.
- High-current pins can be set to high-impedance state by POE0–POE3 pin falling-edge or low-level sampling.
- High-current pins can be set to high-impedance state when the high-current pin output levels are compared and simultaneous low-level output continues for one cycle or more.
- Interrupts can be generated by input-level sampling or output-level comparison results.

The POE has input-level detection circuitry and output-level detection circuitry, as shown in the block diagram of Figure 10.114.




Figure 10.114 POE Block Diagram

10.9.2 Pin Configuration

Table 10.44 Pin Configuration

Name	Abbreviation	I/O	Description
Port output enable input pins	POE0-POE3	Input	Input request signals to make high- current pins high-impedance state

Table 10.45 shows output-level comparisons with pin combinations.

Pin Combination	I/O	Description
PE9/TIOC3B and PE11/TIOC3D	Output	All high-current pins are made high-impedance state when the pins simultaneously output low-level for longer than 1 cycle.
PE12/TIOC4A and PE14/TIOC4C	Output	All high-current pins are made high-impedance state when the pins simultaneously output low-level for longer than 1 cycle.
PE13/TIOC4B/MRES and PE15/TIOC4D/IRQOUT	Output	All high-current pins are made high-impedance state when the pins simultaneously output low-level for longer than 1 cycle.

Table 10.45 Pin Combinations

10.9.3 Register Configuration

The POE has the two registers. The input level control/status register 1 (ICSR1) controls both $\overline{POE0}$ - $\overline{POE3}$ pin input signal detection and interrupts. The output level control/status register (OCSR) controls both the enable/disable of output comparison and interrupts.

Input Level Control/Status Register 1 (ICSR1): The input level control/status register (ICSR1) is a 16-bit readable/writable register that selects the $\overline{POE0}$ to $\overline{POE3}$ pin input modes, controls the enable/disable of interrupts, and indicates status.

		Initial		D ''
	W		Bit Name	Bit
	(W)*	0	POE3F	15
hat a high impedance request has OE3 pin				
POE3F after reading a POE3F = 1				
set by ICSR1 bits 7 and 6 occurs at				
	(W)*	0	POE2F	14
hat a high impedance request has OE2 pin				
POE2F after reading a POE2F = 1				
set by ICSR1 bits 5 and 4 occurs at				
	(W)*	0	POE1F	13
hat a high impedance request has OE1 pin				
POE1F after reading a POE1F = 1				
set by ICSR1 bits 3 and 2 occurs at				
	(W)*	0	POE0F	12
hat a high impedance request has OE0 pin				
POE0F after reading a POE0F = 1				
set by ICSR1 bits 1 and 0 occurs at				
hat a high impedance reque OE0 pin POE0F after reading a POE0	(W)*	0	POE0F	12

Bit	Bit Name	Initial value	R/W	Description
11 to		All 0	R	Reserved
9				These bits are always read as 0. These bits should always be written with 0
8	PIE	0	R/W	Port Interrupt Enable
				This bit enables/disables interrupt requests when any of the POE0F to POE3F bits of the ICSR1 are set to 1
				0: Interrupt requests disabled
				1: Interrupt requests enabled
7	POE3M1	0	R/W	POE3 mode 1, 0
6	POE3M0	0	R/W	These bits select the input mode of the $\overline{POE3}$ pin
				00: Accept request on falling edge of POE3 input
				01: Accept request when POE3 input has been sampled for 16 P\u00f6/8 clock pulses, and all are low level.
				 Accept request when POE3 input has been sampled for 16 P\u00f6/16 clock pulses, and all are low level.
				 Accept request when POE3 input has been sampled for 16 Pφ/128 clock pulses, and all are low level.
5	POE2M1	0	R/W	POE2 mode 1, 0
4	POE2M0	0	R/W	These bits select the input mode of the $\overline{POE2}$ pin
				00: Accept request on falling edge of POE2 input
				01: Accept request when POE2 input has been sampled for 16 Pφ/8 clock pulses, and all are low level.
				 Accept request when POE2 input has been sampled for 16 P
				 Accept request when POE2 input has been sampled for 16 P
3	POE1M1	0	R/W	POE1 mode 1, 0
2	POE1M0	0	R/W	These bits select the input mode of the $\overline{POE1}$ pin
				00: Accept request on falling edge of POE1 input
				01: Accept request when POE1 input has been sampled
				for 16 P ϕ /8 clock pulses, and all are low level. 10: Accept request when $\overline{POE1}$ input has been sampled
				for 16 P ϕ /16 clock pulses, and all are low level.
				11: Accept request when POE1 input has been sampled
				for 16 $P\phi/128$ clock pulses, and all are low level.

Bit	Bit Name	Initial value	R/W	Description
1	POE0M1	0	R/W	POE0 mode 1, 0
0	POE0M0	0	R/W	These bits select the input mode of the $\overline{POE0}$ pin
				00: Accept request on falling edge of POE0 input
				01: Accept request when POE0 input has been sampled for 16 Pφ/8 clock pulses, and all are low level.
				 Accept request when POE0 input has been sampled for 16 Pφ/16 clock pulses, and all are low level.
				 Accept request when POE0 input has been sampled for 16 Pφ/128 clock pulses, and all are low level.

Section 10 Multi-Function Timer Pulse Unit (MTU)

Note: * The write value should always be 0.

Output Level Control/Status Register (OCSR): The output level control/status register (OCSR) is a 16-bit readable/writable register that controls the enable/disable of both output level comparison and interrupts, and indicates status. If the OSF bit is set to 1, the high current pins become high impedance.

Bit	Bit Name	Initial value	R/W	Description
15	OSF	0	R/(W)*	Output Short Flag
				This flag indicates that any one pair of the three pairs of 2 phase outputs compared have simultaneously become low level outputs.
				Clear condition:
				 By writing 0 to OSF after reading an OSF = 1
				Set condition:
				When any one pair of the three 2-phase outputs
_				simultaneously become low level
14 to	—	All 0	R	Reserved
10				These bits are always read as 0. These bits should always be written with 0



D:4		Initial		Description
Bit	Bit Name	value	R/W	Description
9	OCE	0	R/W	Output Level Compare Enable
				This bit enables the start of output level comparisons. When setting this bit to 1, pay attention to the output pin combinations shown in table 10.43, Mode Transition Combinations. When 0 is output, the OSF bit is set to 1 at the same time when this bit is set, and output goes to high impedance. Accordingly, bits 15 to 11 and bit 9 of the port E data register (PEDR) are set to 1. For the MTU output comparison, set the bit to 1 after setting the MTU's output pins with the PFC. Set this bit only when using pins as outputs.
				When the OCE bit is set to 1, if $OIE = 0$ a high- impedance request will not be issued even if OSF is set to 1. Therefore, in order to have a high-impedance request issued according to the result of the output level comparison, the OIE bit must be set to 1. When OCE = 1 and OIE = 1, an interrupt request will be generated at the same time as the high-impedance request: however, this interrupt can be masked by means of an interrupt controller (INTC) setting.
				0: Output level compare disabled
				1: Output level compare enabled; makes an output high impedance request when OSF = 1.
8	OIE	0	R/W	Output Short Interrupt Enable
				This bit makes interrupt requests when the OSF bit of the OCSR is set.
				0: Interrupt requests disabled
				1: Interrupt request enabled
7 to 0	_	All 0	R	Reserved
				These bits are always read as 0. These bits should always be written with 0.

Note: * The write value should always be 0.

10.9.4 Operation

Input Level Detection Operation

If the input conditions set by the ICSR1 occur on any of the \overline{POE} pins, all high-current pins become high-impedance state. However, only when the general input/output function or MTU function is selected, the large-current pin is in the high-impedance state.

Falling Edge Detection: When a change from high to low level is input to the \overline{POE} pins.

Low-Level Detection: Figure 10.115 shows the low-level detection operation. Sixteen continuous low levels are sampled with the sampling clock established by the ICSR1. If even one high level is detected during this interval, the low level is not accepted.

Furthermore, the timing when the large-current pins enter the high-impedance state from the sampling clock is the same in both falling-edge detection and in low-level detection.




Figure 10.115 Low-Level Detection Operation



Output-Level Compare Operation

Figure 10.116 shows an example of the output-level compare operation for the combination of PE9/TIOC3B and PE11/TIOC3D. The operation is the same for the other pin combinations.





Figure 10.116 Output-Level Detection Operation

Release from High-Impedance State

High-current pins that have entered high-impedance state due to input-level detection can be released either by returning them to their initial state with a power-on reset, or by clearing all of the bit 12–15 (POE0F–POE3F) flags of the ICSR1. High-current pins that have become high-impedance due to output-level detection can be released either by returning them to their initial state with a power-on reset, or by first clearing bit 9 (OCE) of the OCSR to disable output-level compares, then clearing the bit 15 (OSF) flag. However, when returning from high-impedance state by clearing the OSF flag, always do so only after outputting a high level from the high-current pins (TIOC3B, TIOC3D, TIOC4A, TIOC4B, TIOC4C, and TIOC4D). High-level outputs can be achieved by setting the MTU internal registers.

POE Timing






Figure 10.117 Falling Edge Detection Operation

10.9.5 Usage Note

- 1. To set the POE pin as a level-detective pin, a high level signal must be firstly input to the POE pin.
- 2. To clear bits POE0F, POE1F, POE2F, POE3F, and OSF to 0, read registers ICSR1 and OCSR. Clear bits, which are read as 1, to 0, and write 1 to the other bits in the registers.



Section 11 Watchdog Timer

The watchdog timer (WDT) is an 8-bit timer that can reset this LSI internally if the counter overflows without rewriting the counter value due to a system crash or the like.

When this watchdog function is not needed, the WDT can be used as an interval timer. In interval timer operation, an interval timer interrupt is generated each time the counter overflows.

The block diagram of the WDT is shown in figure 11.1.

11.1 Features

• Switchable between watchdog timer mode and interval timer mode

In watchdog timer mode

• Output WDTOVF signal

If the counter overflows, it is possible to select whether this LSI is internally reset or not. A power-on reset or manual reset can be selected as an in internal reset.

In interval timer mode

- If the counter overflows, the WDT generates an interval timer interrupt (ITI).
- Clears software standby mode
- Selectable from eight counter input clocks.




Figure 11.1 Block Diagram of WDT

11.2 Input/Output Pin

Table 11.1 shows the pin configuration.

Table 11.1 Pin Configuration

Pin	Abbreviation	I/O	Function	
Watchdog timer overflow	WDTOVF*	0	Outputs the counter overflow signal in watchdog timer mode	
Note: * WDTOVF pin s	hould not be pulle	d-down.	If this pin need to be pulled-down, the pull-	

Note: * WDTOVF pin should not be pulled-down. If this pin need to be pulled-down, the pulldown resistance value must be 1 MΩ or higher.



11.3 Register Descriptions

The WDT has the following three registers. For details, refer to appendix A, Internal I/O Register. To prevent accidental overwriting, TCSR, TCNT, and RSTCSR have to be written to in a method different from normal registers. For details, refer to section 11.6.1, Notes on Register Access.

- Timer control/status register (TCSR)
- Timer counter (TCNT)
- Reset control/status register (RSTCSR)

11.3.1 Timer Counter (TCNT)

TCNT is an 8-bit readable/writable upcounter. When the timer enable bit (TME) in the timer control/status register (TCSR) is set to 1, TCNT starts counting pulses of an internal clock selected by clock select bits 2 to 0 (CKS2 to CKS0) in TCSR. When the value of TCNT overflows (changes from H'FF to H'00), a watchdog timer overflow signal (WDTOVF) or interval timer interrupt (ITI) is generated, depending on the mode selected in the WT/IT bit of TCSR. The initial value of TCNT is H'00.

11.3.2 Timer Control/Status Register (TCSR)

TCSR is an 8-bit readable/writable register. Its functions include selecting the clock source to be input to TCNT, and the timer mode.

Bit	Bit Name	Initial Value	R/W	Description
7	OVF	0	R/(W)*1	Overflow Flag
				Indicates that TCNT has overflowed in interval timer mode. Only a write of 0 is permitted, to clear the flag. This flag is not set in watchdog timer mode.
				[Setting condition]
				• When TCNT overflows in interval timer mode.
				[Clearing conditions]
				Cleared after reading OVF
				When 0 is written to the TME bit in interval timer mode

Section 11 Watchdog Timer

		Initial		
Bit	Bit Name	Value	R/W	Description
6	WT/IT	0	R/W	Timer Mode Select
				Selects whether the WDT is used as a watchdog timer or interval timer. When TCNT overflows, the WDT either generates an interval timer interrupt (ITI) or generates a WDTOVF signal, depending on the mode selected.
				0: Interval timer mode
				Interval timer interrupt (ITI) request to the CPU when TCNT overflows
				1: Watchdog timer mode
				WDTOVF signal output externally when TCNT overflows*2.
5	TME	0	R/W	Timer Enable
				Enables or disables the timer.
				0: Timer disabled
				TCNT is initialized to H'00 and count-up stops
				1: Timer enabled
				TCNT starts counting. A WDTOVF signal or interrupt is generated when TCNT overflows.
4, 3		All 1	R	Reserved
				This bit is always read as 1, and should only be written with 1.



Bit	Bit Name	Initial Value	R/W	Description
2	CKS2	0	R/W	Clock Select 2 to 0
1	CKS1	0	R/W	Select one of eight internal clock sources for input to
0	CKS0	0	R/W	TCNT. The clock signals are obtained by dividing the frequency of the system clock (ϕ). The overflow frequency for ϕ = 40 MHz is enclosed in parentheses ^{*3} .
				000: Clock φ/2 (period: 12.8 μs)
				001: Clock φ/64 (period: 409.6 μs)
				010: Clock φ/128 (period: 0.8 ms)
				011: Clock φ/256 (period: 1.6 ms)
				100: Clock φ/512 (period: 3.3 ms)
				101: Clock φ/1024 (period: 6.6 ms)
				110: Clock φ/4096 (period: 26.2 ms)
				111: Clock ø/8192 (period: 52.4 ms)

Notes: 1. Only a 0 can be written after reading 1.

2. Section 11.3.3, Reset Control/Status Register (RSTCSR), describes in detail what happens when TCNT overflows in watchdog timer mode.

3. The overflow interval listed is the time from when the TCNT begins counting at H'00 until an overflow occurs.

11.3.3 Reset Control/Status Register (RSTCSR)

RSTCSR is an 8-bit readable/writable register that controls the generation of the internal reset signal when TCNT overflows.

Bit	Bit Name	Initial Value	R/W	Description
7	WOVF	0	R/(W)*	Watchdog Overflow Flag
				This bit is set when TCNT overflows in watchdog timer mode. This bit cannot be set in interval timer mode.
				[Setting condition]
				Set when TCNT overflows in watchdog timer mode
				[Clearing condition]
				 Cleared by reading WOVF, and then writing 0 to WOVF
6	RSTE	0	R/W	Reset Enable
				Specifies whether or not a reset signal is generated in the chip if TCNT overflows in watchdog timer mode.
				 Reset signal is not generated even if TCNT overflows (Though other peripheral module registers are not reset, TCNT and TCSR in WDT are reset)
				1: Reset signal is generated if TCNT overflows
5	RSTS	0	R/W	Reset Select
				Selects the type of internal reset generated if TCNT overflows in watchdog timer mode.
				0: Power-on reset
				1: Manual reset
4 to 0	_	All 1	R	Reserved
				These bits are always read as 1, and should only be written with 1.

Note: * Only 0 can be written, for flag clearing.



11.4 Operation

11.4.1 Watchdog Timer Mode

To use the WDT as a watchdog timer, set the WT/ \overline{IT} and TME bits of TCSR to 1. Software must prevent TCNT overflow by rewriting the TCNT value (normally by writing H'00) before overflow occurs. No TCNT overflows will occur while the system is operating normally, but if TCNT fails to be rewritten and overflows occur due to a system crash or the like, a \overline{WDTOVF} signal is output externally. The \overline{WDTOVF} signal can be used to reset the system. The \overline{WDTOVF} signal is output for 128 ϕ clock cycles.

If the RSTE bit in RSTCSR is set to 1, a signal to reset the chip will be generated internally simultaneous to the \overline{WDTOVF} signal when TCNT overflows. Either a power-on reset or a manual reset can be selected by the RSTS bit in RSTCSR. The internal reset signal is output for 512 ϕ clock cycles.

When a WDT overflow reset is generated simultaneously with a reset input at the $\overline{\text{RES}}$ pin, the $\overline{\text{RES}}$ reset takes priority, and the WOVF bit in RSTCSR is cleared to 0.

The following are not initialized by a WDT reset signal:

- POE (port output enable) of MTU and MMT registers
- PFC (pin function controller) registers
- I/O port registers

These registers are initialized only by an external power-on reset.




Figure 11.2 Operation in Watchdog Timer Mode



11.4.2 Interval Timer Mode

To use the WDT as an interval timer, clear WT/\overline{IT} to 0 and set TME to 1 in TCSR. An interval timer interrupt (ITI) is generated each time the timer counter (TCNT) overflows. This function can be used to generate interval timer interrupts at regular intervals.




Figure 11.3 Operation in Interval Timer Mode

11.4.3 Clearing Software Standby Mode

The watchdog timer has a special function to clear software standby mode with an NMI interrupt or IRQ0 to IRQ3 interrupts. When using software standby mode, set the WDT as described below.

Before Transition to Software Standby Mode: The TME bit in TCSR must be cleared to 0 to stop the watchdog timer counter before entering software standby mode. The chip cannot enter software standby mode while the TME bit is set to 1. Set bits CKS2 to CKS0 in TCSR so that the counter overflow interval is equal to or longer than the oscillation settling time. See section 22.3, AC Characteristics.

Recovery from Software Standby Mode: When an NMI signal or $\overline{IRQ0}$ to $\overline{IRQ3}$ signals are received in software standby mode, the clock oscillator starts running and TCNT starts incrementing at the rate selected by bits CKS2 to CKS0 before software standby mode was entered. When TCNT overflows (changes from H'FF to H'00), the clock is presumed to be stable and usable; clock signals are supplied to the entire chip and software standby mode ends.

For details on software standby mode, see section 21, Power-Down Modes.

11.4.4 Timing of Setting the Overflow Flag (OVF)

In interval timer mode, when TCNT overflows, the OVF bit of TCSR is set to 1 and an interval timer interrupt (ITI) is simultaneously requested. Figure 11.4 shows this timing.




Figure 11.4 Timing of Setting OVF

11.4.5 Timing of Setting the Watchdog Timer Overflow Flag (WOVF)

When TCNT overflows in watchdog timer mode, the WOVF bit of RSTCSR is set to 1 and a $\overline{\text{WDTOVF}}$ signal is output. When the RSTE bit in RSTCSR is set to 1, TCNT overflow enables an internal reset signal to be generated for the entire chip. Figure 11.5 shows this timing.




Figure 11.5 Timing of Setting WOVF

11.5 Interrupts

During interval timer mode operation, an overflow generates an interval timer interrupt (ITI). The interval timer interrupt is requested whenever the OVF flag is set to 1 in TCSR. OVF must be cleared to 0 in the interrupt handling routine.

Table 11.2	WDT Interrupt Source (in Interval Timer Mode)
-------------------	---

Name	Interrupt Source	Interrupt Flag	DTC Activation
ITI	TCNT overflow	OVF	Impossible

11.6 Usage Notes

11.6.1 Notes on Register Access

The watchdog timer's TCNT, TCSR, and RSTCSR registers differ from other registers in being more difficult to write to. The procedures for writing to and reading these registers are given below.

Writing to TCNT and TCSR: These registers must be written by a word transfer instruction. They cannot be written by byte transfer instructions.

TCNT and TCSR both have the same write address. The write data must be contained in the lower byte of the written word. The upper byte must be H'5A (for TCNT) or H'A5 (for TCSR) (figure 11.6). This transfers the write data from the lower byte to TCNT or TCSR.





Figure 11.6 Writing to TCNT and TCSR

Writing to RSTCSR: RSTCSR must be written by a word access to address H'FFFF8612. It cannot be written by byte transfer instructions.

Procedures for writing 0 to WOVF (bit 7) and for writing to RSTE (bit 6) and RSTS (bit 5) are different, as shown in figure 11.7.

To write 0 to the WOVF bit, the write data must be H'A5 in the upper byte and H'00 in the lower byte. This clears the WOVF bit to 0. The RSTE and RSTS bits are not affected. To write to the RSTE and RSTS bits, the upper byte must be H'5A and the lower byte must be the write data. The values of bits 6 and 5 of the lower byte are transferred to the RSTE and RSTS bits, respectively. The WOVF bit is not affected.





Reading from TCNT, TCSR, and RSTCSR: TCNT, TCSR, and RSTCSR are read like other registers. Use byte transfer instructions. The read addresses are H'FFFF8610 for TCSR, H'FFFF8611 for TCNT, and H'FFFF8613 for RSTCSR.



11.6.2 TCNT Write and Increment Contention

If a timer counter increment clock pulse is generated during the T3 state of a write cycle to TCNT, the write takes priority and the timer counter is not incremented. Figure 11.8 shows this operation.




Figure 11.8 Contention between TCNT Write and Increment

11.6.3 Changing CKS2 to CKS0 Bit Values

If the values of bits CKS2 to CKS0 in the timer control/status register (TCSR) are rewritten while the WDT is running, the count may not increment correctly. Always stop the watchdog timer (by clearing the TME bit to 0) before rewriting the values of bits CKS2 to CKS0.

11.6.4 Changing between Watchdog Timer/Interval Timer Modes

To prevent incorrect operation, always stop the watchdog timer (by clearing the TME bit to 0) before switching between interval timer mode and watchdog timer mode.

11.6.5 System Reset by WDTOVF Signal

If a $\overline{\text{WDTOVF}}$ output signal is input to the $\overline{\text{RES}}$ pin, the chip cannot initialize correctly.

Avoid logical input of the $\overline{\text{WDTOVF}}$ signal to the $\overline{\text{RES}}$ input pin. To reset the entire system with the $\overline{\text{WDTOVF}}$ signal, use the circuit shown in figure 11.9.




Figure 11.9 Example of System Reset Circuit Using WDTOVF Signal

11.6.6 Internal Reset in Watchdog Timer Mode

If the RSTE bit is cleared to 0 in watchdog timer mode, the chip will not be reset internally when a TCNT overflow occurs, but TCNT and TCSR in the WDT will be reset.

11.6.7 Manual Reset in Watchdog Timer Mode

When an internal reset is effected by TCNT overflow in watchdog timer mode, the processor waits until the end of the bus cycle at the time of manual reset generation before making the transition to manual reset exception processing. Therefore, the bus cycle is retained in a manual reset, but if a manual reset occurs while the bus is released, manual reset exception processing will be deferred until the CPU acquires the bus. However, if the interval from generation of the manual reset until the end of the bus cycle is equal to or longer than the internal manual reset interval of 512 cycles, the internal manual reset source is ignored instead of being deferred, and manual reset exception processing is not executed.

11.6.8 Handling of WDTOVF Pin

Do not pull down the \overline{WDTOVF} pin. If this pin needs to be pulled down, the pull-down resistance value must be 1 M Ω or higher.



Section 12 Serial Communication Interface (SCI)

This LSI has two independent serial communication interface (SCI) channels. The SCI can handle both asynchronous and clocked synchronous serial communication. In asynchronous serial communication mode, serial data communication can be carried out with standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA). A function is also provided for serial communication between processors (multiprocessor communication function).

12.1 Features

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously.

Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected External clock can be selected as a transfer clock source.
- Choice of LSB-first or MSB-first transfer (except in the case of asynchronous mode 7-bit data)
- Four interrupt sources

Four interrupt sources — transmit-end, transmit-data-empty, receive-data-full, and receive error — that can issue requests.

The transmit-data-empty interrupt and receive data full interrupts can activate the data transfer controller (DTC).

• Module standby mode can be set

Asynchronous mode

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Multiprocessor bit: 1 or 0
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RxD pin level directly in case of a framing error

Clocked Synchronous mode

- Data length: 8 bits
- Receive error detection: Overrun errors detected

Note: The description in this section are based on LSB-first transfer.

Figure 12.1 shows a block diagram of the SCI.




Figure 12.1 Block Diagram of SCI



12.2 Input/Output Pins

Table 12.1 shows the serial pins for each SCI channel.

Channel	Pin Name [*]	I/O	Function
2	SCK2	I/O	SCI2 clock input/output
	RxD2	Input	SCI2 receive data input
	TxD2	Output	SCI2 transmit data output
3	SCK3	I/O	SCI3 clock input/output
	RxD3	Input	SCI3 receive data input
	TxD3	Output	SCI3 transmit data output

Table 12.1 Pin Configuration

Notes: * Pin names SCK, RxD, and TxD are used in the text for all channels, omitting the channel designation.

12.3 Register Descriptions

The SCI has the following registers for each channel. For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

Channel 2

- Serial Mode Register_2 (SMR_2)
- Bit Rate Register_2 (BRR_2)
- Serial Control Register_2 (SCR_2)
- Transmit Data Register_2 (TDR_2)
- Serial Status Register_2 (SSR_2)
- Receive Data Register_2 (RDR_2)
- Serial Direction Control Register_2 (SDCR_2)

Channel 3

- Serial Mode Register_3 (SMR_3)
- Bit Rate Register_3 (BRR_3)
- Serial Control Register_3 (SCR_3)
- Transmit Data Register_3 (TDR_3)
- Serial Status Register_3 (SSR_3)

Renesas

- Receive Data Register_3 (RDR_3)
- Serial Direction Control Register_3 (SDCR_3)

12.3.1 Receive Shift Register (RSR)

RSR is a shift register used to receive serial data that is input to the RxD pin and convert it into parallel data. When one byte of data has been received, it is transferred to RDR automatically. RSR cannot be directly read or written to by the CPU.

12.3.2 Receive Data Register (RDR)

RDR is an 8-bit register that stores receive data. When the SCI has received one byte of serial data, it transfers the received serial data from RSR to RDR where it is stored. After this, RSR is receive-enabled. Since RSR and RDR function as a double buffer in this way, enables continuous receive operations to be performed. After confirming that the RDRF bit in SSR is set to 1, read RDR for only once. RDR cannot be written to by the CPU. The initial value of RDR is H'00.

12.3.3 Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, the SCI first transfers transmit data from TDR to TSR, then sends the data to the TxD pin. TSR cannot be directly accessed by the CPU.

12.3.4 Transmit Data Register (TDR)

TDR is an 8-bit register that stores transmit data. When the SCI detects that TSR is empty, it transfers the transmit data written in TDR to TSR and starts transmission. The double-buffered structures of TDR and TSR enables continuous serial transmission. If the next transmit data has already been written to TDR during serial transmission, the SCI transfers the written data to TSR to continue transmission. Although TDR can be read or written to by the CPU at all times, to achieve reliable serial transmission, write transmit data to TDR for only once after confirming that the TDRE bit in SSR is set to 1. The initial value of TDR is H'FF.



12.3.5 Serial Mode Register (SMR)

SMR is used to set the SCI's serial transfer format and select the baud rate generator clock source.

Bit	Bit Name	Initial Value	R/W	Description
7	C/Ā	0	R/W	Communication Mode
				0: Asynchronous mode
				1: Clocked synchronous mode
6	CHR	0	R/W	Character Length (enabled only in asynchronous mode)
				0: Selects 8 bits as the data length.
				 Selects 7 bits as the data length. LSB-first is fixed and the MSB (bit 7) of TDR is not transmitted in transmission.
				In clocked synchronous mode, a fixed data length of 8 bits is used.
5	PE	0	R/W	Parity Enable (enabled only in asynchronous mode)
				When this bit is set to 1, the parity bit is added to transmit data before transmission, and the parity bit is checked in reception. For a multiprocessor format, parity bit addition and checking are not performed regardless of the PE bit setting.
4	O/Ē	0	R/W	Parity Mode (enabled only when the PE bit is 1 in asynchronous mode)
				0: Selects even parity.
				1: Selects odd parity.
3	STOP	0	R/W	Stop Bit Length (enabled only in asynchronous mode)
				Selects the stop bit length in transmission.
				0: 1 stop bit
				1: 2 stop bits
				In reception, only the first stop bit is checked. If the second stop bit is 0, it is treated as the start bit of the next transmit character.
2	MP	0	R/W	Multiprocessor Mode (enabled only in asynchronous mode)
				When this bit is set to 1, the multiprocessor communication function is enabled. The PE bit and O/\overline{E} bit settings are invalid in multiprocessor mode.

		Initial		
Bit	Bit Name	Value	R/W	Description
1	CKS1	0	R/W	Clock Select 1 and 0
0	CKS0	0	R/W	These bits select the clock source for the baud rate generator.
				00: $P\phi$ clock (n = 0)
				01: Pø/8 clock (n = 1)
				10: Pø/32 clock (n = 2)
				11: Ρφ/128 clock (n = 3)
				For the relation between the bit rate register setting and the baud rate, see section 12.3.9, Bit Rate Register (BRR). n is the decimal display of the value of n in BRR (see section 12.3.9, Bit Rate Register (BRR)).

12.3.6 Serial Control Register (SCR)

SCR is a register that performs enabling or disabling of SCI transfer operations and interrupt requests, and selection of the transfer clock source. For details on interrupt requests, refer to section 12.7, SCI Interrupts.

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				When this bit is set to 1, TXI interrupt request is enabled.
6	RIE	0	R/W	Receive Interrupt Enable
				When this bit is set to 1, RXI and ERI interrupt requests are enabled.
5	TE	0	R/W	Transmit Enable
				When this bit is set to 1, transmission is enabled.
4	RE	0	R/W	Receive Enable
				When this bit is set to 1, reception is enabled.

		Initial		
Bit	Bit Name	Value	R/W	Description
3	MPIE	0	R/W	Multiprocessor Interrupt Enable (enabled only when the MP bit in SMR is 1 in asynchronous mode)
				When this bit is set to 1, receive data in which the multiprocessor bit is 0 is skipped, and setting of the RDRF, FER, and ORER status flags in SSR is prohibited. On receiving data in which the multiprocessor bit is 1, this bit is automatically cleared and normal reception is resumed. For details, refer to section 12.5, Multiprocessor Communication Function.
2	TEIE	0	R/W	Transmit End Interrupt Enable
				This bit is set to 1, TEI interrupt request is enabled.
1	CKE1	0	R/W	Clock Enable 1 and 0
0	CKE0	0	R/W	Selects the clock source and SCK pin function.
				Asynchronous mode:
				00: Internal clock, SCK pin used for input pin (input signal is ignpred) or output pin (output level is undefined)
				01: Internal clock, SCK pin used for clock output (The output clock frequency is the same as the bit rate)
				 External clock, SCK pin used for clock input (The input clock frequency is 16 times the bit rate)
				 External clock, SCK pin used for clock input (The input clock frequency is 16 times the bit rate)
				Clocked synchronous mode:
				00: Internal clock, SCK pin used for synchronous clock output
				01: Internal clock, SCK pin used for synchronous clock output
				10: External clock, SCK pin used for synchronous clock input
				11: External clock, SCK pin used for synchronous clock input



12.3.7 Serial Status Register (SSR)

SSR is a register containing status flags of the SCI and multiprocessor bits for transfer. 1 cannot be written to flags TDRE, RDRF, ORER, PER, and FER; they can only be cleared.

D :4	Dit Name	Initial	D/14/	Description
Bit	Bit Name	Value	R/W	Description
7	TDRE	1	R/(W)*	Transmit Data Register Empty
				Displays whether TDR contains transmit data.
				[Setting conditions]
				Power-on reset or software standby mode
				When the TE bit in SCR is 0
				 When data is transferred from TDR to TSR and data can be written to TDR
				[Clearing conditions]
				• When 0 is written to TDRE after reading TDRE = 1
				 When the DTC is activated by a TXI interrupt request and transferred data to TDR
6	RDRF	0	R/(W)*	Receive Data Register Full
				Indicates that the received data is stored in RDR.
				[Setting condition]
				• When serial reception ends normally and receive data is transferred from RSR to RDR
				[Clearing conditions]
				Power-on reset or software standby mode
				• When 0 is written to RDRF after reading RDRF = 1
				 When the DTC is activated by an RXI interrupt and transferred data from RDR
				The RDRF flag is not affected and retains their previous values when the RE bit in SCR is cleared to 0.



Bit	Bit Name	Initial Value	R/W	Description
5	ORER	0	R/(W)*	Overrun Error
				[Setting condition]
				 When the next serial reception is completed while RDRF = 1
				[Clearing conditions]
				Power-on reset or software standby mode
				• When 0 is written to ORER after reading ORER = 1
				The ORER flag is not affected and retains their previous values when the RE bit in SCR is cleared to 0.
4	FER	0	R/(W)*	Framing Error
				[Setting condition]
				• When the stop bit is 0
				[Clearing conditions]
				Power-on reset or software standby mode
				• When 0 is written to FER after reading FER = 1
				In 2-stop-bit mode, only the first stop bit is checked.
				The FER flag is not affected and retains their previous values when the RE bit in SCR is cleared to 0.
3	PER	0	R/(W)*	Parity Error
				[Setting condition]
				When a parity error is detected during reception
				[Clearing conditions]
				Power-on reset or software standby mode
				• When 0 is written to PER after reading PER = 1
				The PER flag is not affected and retains their previous values when the RE bit in SCR is cleared to 0.

Section 12	Serial Communication Interface (SCI)
------------	--------------------------------------

Bit	Bit Name	Initial Value	R/W	Description
2	TEND	1	R	Transmit End
				[Setting conditions]
				Power-on reset or software standby mode
				When the TE bit in SCR is 0
				 When TDRE = 1 at transmission of the last bit of a 1- byte serial transmit character
				[Clearing conditions]
				• When 0 is written to TDRE after reading TDRE = 1
				 When the DTC is activated by a TXI interrupt and writes data to TDR
1	MPB	0	R	Multiprocessor Bit
				MPB stores the multiprocessor bit in the receive data. When the RE bit in SCR is cleared to 0 its previous state is retained.
0	MPBT	0	R/W	Multiprocessor Bit Transfer
				MPBT sets the multiprocessor bit value to be added to the transmit data.
Note:	* Only 0	can be wr	itten, for	flag clearing.



12.3.8 Serial Direction Control Register (SDCR)

The DIR bit in the serial direction control register (SDCR) selects LSB-first or MSB-first transfer. With an 8-bit data length, LSB-first/MSB-first selection is available regardless of the communication mode. With a 7-bit data length, LSB-first transfer must be selected. The description in this section assumes LSB-first transfer.

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 4	—	All 1	R	Reserved
				The write value must always be 1. Operation cannot be guaranteed if 0 is written.
3	DIR	0	R/W	Data Transfer Direction
				Selects the serial/parallel conversion format. Valid for an 8-bit transmit/receive format.
				0: TDR contents are transmitted in LSB-first order Receive data is stored in RDR in LSB-first
				1: TDR contents are transmitted in MSB-first order Receive data is stored in RDR in MSB-first
2	_	0	R	Reserved
				The write value must always be 0. Operation cannot be guaranteed if 1 is written.
1	_	1	R	Reserved
				This bit is always read as 1, and cannot be modified.
0	—	0	R	Reserved
				The write value must always be 0. Operation cannot be guaranteed if 1 is written.

12.3.9 Bit Rate Register (BRR)

BRR is an 8-bit register that adjusts the bit rate. As the SCI performs baud rate generator control independently for each channel, different bit rates can be set for each channel. Table 12.2 shows the relationships between the N setting in BRR and the effective bit rate B_0 for asynchronous and clocked synchronous modes. The initial value of BRR is H'FF, and it can be read or written to by the CPU at all times.

Mode	Bit Rate	Error
Asynchronous mode (n = 0)	$B_0 = \frac{P\varphi \times 10^6}{32 \times 2^{2n} \times (N+1)}$	Error (%) = $\left(\frac{B_0}{B_1} - 1\right) \times 100$
Asynchronous mode (n = 1 to 3)	$B_0 = \frac{P\phi \times 10^6}{32 \times 2^{2n+1} \times (N+1)}$	Error (%) = $\left(\frac{B_0}{B_1} - 1\right) \times 100$
Clocked synchronous mode (n = 0)	$B_0 = \frac{P\phi \times 10^6}{4 \times 2^{2n} \times (N+1)}$	_
Clocked synchronous mode (n = 1 to 3)	$B_0 = \frac{P\phi \times 10^6}{4 \times 2^{2n+1} \times (N+1)}$	_

Table 12.2	Relationships between N Setting in BRR and Effective Bit Rate B_0
-------------------	---

Notes: B₀: Effective bit rate (bit/s) Actual transfer speed according to the register settings

- B₁: Logical bit rate (bit/s) Specified transfer speed of the target system
- N: BRR setting for baud rate generator ($0 \le N \le 255$)
- Po: Peripheral clock operating frequency (MHz)
- n: Determined by the SMR settings shown in the following tables.

	SMR Setting		
CKS1	CKS0	n	
0	0	0	
0	1	1	
1	0	2	
1	1	3	

Table 12.3 shows sample N settings in BRR in normal asynchronous mode. Table 12.4 shows the maximum bit rate for each frequency in normal asynchronous mode. Table 12.6 shows sample N settings in BRR in clocked synchronous mode. For details, refer to section 12.4.2, Receive Data Sampling Timing and Reception Margin in Asynchronous Mode. Tables 12.5 and 12.7 show the maximum bit rates with external clock input.



		Operating Frequency Pø (MHz)														
Logical		4			6			8			10			12		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
110	1	140	0.74	1	212	0.03	2	70	0.03	2	88	-0.25	2	106	-0.44	
150	1	103	0.16	1	155	0.16	2	51	0.16	2	64	0.16	2	77	0.16	
300	1	51	0.16	1	77	0.16	2	25	0.16	1	129	0.16	2	38	0.16	
600	1	25	0.16	1	38	0.16	2	12	0.16	1	64	0.16	1	77	0.16	
1200	1	12	0.16	0	155	0.16	1	25	0.16	1	32	-1.36	1	38	0.16	
2400	0	51	0.16	0	77	0.16	1	12	0.16	0	129	0.16	0	155	0.16	
4800	0	25	0.16	0	38	0.16	0	51	0.16	0	64	0.16	0	77	0.16	
9600	0	12	0.16	0	19	-2.34	0	25	0.16	0	32	-1.36	0	38	0.16	
14400	0	8	-3.55	0	12	0.16	0	16	2.12	0	21	-1.36	0	25	0.16	
19200	0	6	-6.99	0	9	-2.34	0	12	0.16	0	15	1.73	0	19	-2.34	
28800	0	3	8.51	0	6	-6.99	0	8	-3.55	0	10	-1.36	0	12	0.16	
31250	0	3	0.00	0	5	0.00	0	7	0.00	0	9	0.00	0	11	0.00	
38400	0	2	8.51	0	4	-2.34	0	6	-6.99	0	7	1.73	0	9	-2.34	

 Table 12.3
 BRR Settings for Various Bit Rates (Asynchronous Mode) (1)

Table 12.3	BRR Settings for Various Bit Rates (Asynchronous Mode) (2)
-------------------	--

Logical		14			1	6		1	В		2	D	22		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)									
110	2	123	0.23	2	141	0.03	2	159	-0.12	2	177	-0.25	2	194	0.16
150	2	90	0.16	2	103	0.16	2	116	0.16	2	129	0.16	2	142	0.16
300	2	45	-0.93	2	51	0.16	2	58	-0.69	2	64	0.16	2	71	-0.54
600	2	22	-0.93	1	103	0.16	1	116	0.16	1	129	0.16	1	142	0.16
1200	1	45	-0.93	1	51	0.16	1	58	-0.69	1	64	0.16	1	71	-0.54
2400	1	22	-0.93	0	207	0.16	0	233	0.16	1	32	-1.36	1	35	-0.54
4800	0	90	0.16	0	103	0.16	0	116	0.16	0	129	0.16	0	142	0.16
9600	0	45	-0.93	0	51	0.16	0	58	-0.69	0	64	0.16	0	71	-0.54
14400	0	29	1.27	0	34	-0.79	0	38	0.16	0	42	0.94	0	47	-0.54
19200	0	22	-0.93	0	25	0.16	0	28	1.02	0	32	-1.36	0	35	-0.54
28800	0	14	1.27	0	16	2.12	0	19	-2.34	0	21	-1.36	0	23	-0.54
31250	0	13	0.00	0	15	0.00	0	17	0.00	0	19	0.00	0	21	0.00
38400	0	10	3.57	0	12	0.16	0	14	-2.34	0	15	1.73	0	17	-0.54



		Operating Frequency Pø (MHz)														
Logical		24			25			26			28			30		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
110	2	212	0.03	2	221	-0.02	2	230	-0.08	2	248	-0.17	3	66	-0.62	
150	2	155	0.16	2	162	-0.15	2	168	0.16	2	181	0.16	2	194	0.16	
300	2	77	0.16	2	80	0.47	2	84	-0.43	2	90	0.16	2	97	-0.35	
600	1	155	0.16	1	162	-0.15	1	168	0.16	1	181	0.16	2	48	-0.35	
1200	1	77	0.16	1	80	0.47	1	84	-0.43	1	90	0.16	1	97	-0.35	
2400	1	38	0.16	1	40	-0.76	1	41	0.76	1	45	-0.93	1	48	-0.35	
4800	0	155	0.16	0	162	-0.15	0	168	0.16	0	181	0.16	0	194	0.16	
9600	0	77	0.16	0	80	0.47	0	84	-0.43	0	90	0.16	0	97	-0.35	
14400	0	51	0.16	0	53	0.47	0	55	0.76	0	60	-0.39	0	64	0.16	
19200	0	38	0.16	0	40	-0.76	0	41	0.76	0	45	-0.93	0	48	-0.35	
28800	0	25	0.16	0	26	0.47	0	27	0.76	0	29	1.27	0	32	-1.36	
31250	0	23	0.00	0	24	0.00	0	25	0.00	0	27	0.00	0	29	0.00	
38400	0	19	-2.34	0	19	1.73	0	20	0.76	0	22	-0.93	0	23	1.73	

 Table 12.3
 BRR Settings for Various Bit Rates (Asynchronous Mode) (3)

Table 12.3 BRR Settings for Various Bit Rates (Asynchronous Mode) (4	(4)
--	-----

Logical		32			34	4		3	6		3	8	40		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)									
110	3	70	0.03	3	74	0.62	3	79	-0.12	3	83	0.40	3	88	-0.25
150	2	207	0.16	2	220	0.16	2	233	0.16	2	246	0.16	3	64	0.16
300	2	103	0.16	2	110	-0.29	2	116	0.16	2	123	-0.24	2	129	0.16
600	2	51	0.16	2	54	0.62	2	58	-0.69	2	61	-0.24	2	64	0.16
1200	1	103	0.16	1	110	-0.29	1	116	0.16	1	123	-0.24	1	129	0.16
2400	1	51	0.16	1	51	6.42	1	58	-0.69	1	61	-0.24	1	64	0.16
4800	0	207	0.16	0	220	0.16	0	234	-0.27	0	246	0.16	1	32	-1.36
9600	0	103	0.16	0	110	-0.29	0	116	0.16	0	123	-0.24	0	129	0.16
14400	0	68	0.64	0	73	-0.29	0	77	0.16	0	81	0.57	0	86	-0.22
19200	0	51	0.16	0	54	0.62	0	58	-0.69	0	61	-0.24	0	64	0.16
28800	0	34	-0.79	0	36	-0.29	0	38	0.16	0	40	0.57	0	42	0.94
31250	0	31	0.00	0	33	0.00	0	35	0.00	0	37	0.00	0	39	0.00
38400	0	25	0.16	0	27	-1.18	0	28	1.02	0	30	-0.24	0	32	-1.36



Ρφ (MHz)	n	Ν	Maximum Bit Rate (bit/s)	
4	0	0	125000	
8	0	0	250000	
10	0	0	312500	
12	0	0	375000	
14	0	0	437500	
16	0	0	500000	
18	0	0	562500	
20	0	0	625000	
22	0	0	687500	
24	0	0	750000	
25	0	0	781250	
26	0	0	812500	
28	0	0	875000	
30	0	0	937500	
32	0	0	1000000	
34	0	0	1062500	
36	0	0	1125000	
38	0	0	1187500	
40	0	0	1250000	

Table 12.4 Maximum Bit Rate for Each Frequency when Using Baud Rate Generator (Asynchronous Mode)

Ρφ (MHz)	External Clock (MHz)	Maximum Bit Rate (bit/s)
4	1.0000	62500
6	1.5000	93750
8	2.0000	125000
10	2.5000	156250
12	3.0000	187500
14	3.5000	218750
16	4.0000	250000
18	4.5000	281250
20	5.0000	312500
22	5.5000	343750
24	6.0000	375000
25	6.2500	390625
26	6.5000	406250
28	7.0000	437500
30	7.5000	468750
32	8.0000	500000
34	8.5000	531250
36	9.0000	562500
38	9.5000	593750
40	10.0000	625000

 Table 12.5
 Maximum Bit Rate with External Clock Input (Asynchronous Mode)

	Operating Frequency P											
Logical Bit		4		6		8		10	12			
Rate (bit/s)	n	Ν	n	Ν	n	Ν	n	Ν	n	Ν		
250	2	124	2	187	2	249	3	77	3	93		
500	1	249	2	93	2	124	2	155	2	187		
1000	1	124	1	187	1	249	2	77	2	93		
2500	1	49	1	74	1	99	1	124	1	149		
5000	1	24	—	_	1	49	1	61	1	74		
10000	0	99	0	149	1	24	0	249	_	—		
25000	0	39	0	59	1	9	0	99	1	14		
50000	0	19	0	29	1	4	0	49	0	59		
100000	0	9	0	14	0	19	0	24	0	29		
250000	0	3	0	5	0	7	0	9	0	11		
500000	0	1	0	2	0	3	0	4	0	5		
1000000	0	0*	—		0	1	_	—	0	2		
2500000	_		—		—	—	0	0*	—	_		
5000000	_	_	_	_	_	_	_	_	_	_		

 Table 12.6
 BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (1)

	Operating Frequency Ρφ (MHz)											
Logical Bit		14	16		18		20		22			
Rate (bit/s)	n	Ν	n	Ν	n	Ν	n	Ν	n	Ν		
250	3	108	3	124	3	140	3	155	3	171		
500	2	218	2	249	3	69	3	77	3	85		
1000	2	108	2	124	2	140	2	155	3	42		
2500	1	174	2	49	1	224	1	249	2	68		
5000	1	86	2	24	1	112	1	124	1	137		
10000	1	43	1	49	1	55	1	62	1	68		
25000	0	139	1	19	0	179	1	24	0	219		
50000	0	69	1	9	0	89	0	99	0	109		
100000	0	34	1	4	0	44	0	49	0	54		
250000	0	13	1	1	0	17	0	19	0	21		
500000	0	6	1	0	0	8	0	9	0	10		
1000000		—	0	3		_	0	4				
2500000			_	—		_	0	1				
5000000		_				_	0	0*				

Table 12.6 BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (2)

	Operating Frequency Ρφ (MHz)											
Logical Bit	24		25		26		28		30			
Rate (bit/s)	n	Ν	n	Ν	n	Ν	n	Ν	n	Ν		
250	3	187	3	194	3	202	3	218	3	233		
500	3	93	3	97	3	101	3	108	3	116		
1000	2	187	2	194	2	202	2	218	2	233		
2500	2	74	2	77	2	80	2	86	2	93		
5000	1	149	1	155	1	162	1	174	1	187		
10000	1	74	1	77	1	80	1	86	1	93		
25000	1	29	0	249	—	_	1	34	_	—		
50000	1	14	0	124	0	129	0	139	0	149		
100000	0	59	0	62	0	64	0	69	0	74		
250000	0	23	0	24	0	25	0	27	0	29		
500000	0	11	—		0	12	0	13	0	14		
1000000	0	5	—		—	_	0	6	—	—		
2500000		_	—		—	_	—	_	0	2		
5000000	—	_	—	_	_	_	_	_	_	—		

Table 12.6 BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (3)

	Operating Frequency P										
Logical Bit Rate (bit/s)	32		34		36		38		40		
	n	Ν	n	Ν	n	Ν	n	Ν	n	Ν	
250	3	249	_	_	_	_	_		_	_	
500	3	124	3	132	3	140	3	147	3	155	
1000	2	249	3	65	3	69	3	73	3	77	
2500	2	99	2	105	2	112	2	118	2	124	
5000	2	49	1	212	1	224	1	237	1	249	
10000	2	24	1	105	1	112	1	118	1	124	
25000	2	9	—	_	1	44	_		1	49	
50000	2	4	0	169	0	179	0	189	1	24	
100000	1	9	0	84	0	89	0	94	0	99	
250000	1	3	0	33	0	35	0	37	0	39	
500000	1	1	0	16	0	17	0	18	0	19	
1000000	1	0		_	0	8	—	_	0	9	
2500000	—	_		_		_	—	_	0	3	
5000000	—	_	_	_	_	_	_	_	0	1	

Table 12.6 BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (4)

		Maximum Bit Rate (bit/s)				
4	0.6667	666666.7				
6	1.0000	100000.0				
8	1.3333	133333.3				
10	1.6667	1666666.7				
12	2.0000	200000.0				
14	2.3333	2333333.3				
16	2.6667	2666666.7				
18	3.0000	300000.0				
20	3.3333	3333333.3				
22	3.6667	3666666.7				
24	4.0000	400000.0				
25	4.1667	4166666.7				
26	4.3333	4333333.3				
28	4.6667	4666666.7				
30	5.0000	500000.0				
32	5.3333	533333.3				
34	5.6667	5666666.7				
36	6.0000	600000.0				
38	6.3333	633333.3				
40	6.6667	6666666.7				

 Table 12.7
 Maximum Bit Rate with External Clock Input (Clocked Synchronous Mode)

Legend:

— : Can be set, but there will be a degree of error.

* : Continuous transfer is not possible.

Note: Settings with an error of 1% or less are recommended.

12.4 Operation in Asynchronous Mode

Figure 12.2 shows the general format for asynchronous serial communication. One frame consists of a start bit (low level), followed by data, a parity bit, and finally stop bits (high level). In asynchronous serial communication, the transmission line is usually held in the mark state (high level). The SCI monitors the communication line, and when it goes to the space state (low level), recognizes a start bit and starts serial communication. Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transfer.




Figure 12.2 Data Format in Asynchronous Communication (Example with 8-Bit Data, Parity, Two Stop Bits)

12.4.1 Data Transfer Format

Table 12.8 shows the data transfer formats that can be used in asynchronous mode. Any of 12 transfer formats can be selected according to the SMR setting. For details on the multiprocessor bit, refer to section 12.5, Multiprocessor Communication Function.



	Serial Transfer Format and Frame Length														
CHR	PE	MP	STOP	1	2	3	4	5	6	7	8	9	10	11	12
0	0	0	0	S				8-bit	data				STOF	-	
0	0	0	1	S 8-bit data				STOP STOP							
0	1	0	0	S	S 8-bit data				Р	STOP	-				
0	1	0	1	S	S 8-bit data P STOP				STOP	STOP					
1	0	0	0	S	S 7-bit data STOP				_ >						
1	0	0	1	S	S 7-bit data STC			STOF	PSTOP						
1	1	0	0	S	S 7-bit data			Р	STOP						
1	1	0	1	S	S 7-bit data P			STOP	STOP	-					
0	х	1	0	S 8-bit data MPB STOP											
0	х	1	1	S 8-bit data MPB STOP STO			STOP								
1	х	1	0	S 7-bit data MPB STOP											
1	х	1	1	s			7	-bit da	ta			MPB	STOP	STOP	-

Table 12.8	Serial Transfer Formats (Asynchronous Mode)
-------------------	---

Legend:

S: Start bit

STOP: Stop bit

P: Parity bit

MPB: Multiprocessor bit

X: Don't care

12.4.2 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI operates on a basic clock with a frequency of 16 times the bit rate. In reception, the SCI samples the falling edge of the start bit using the basic clock, and performs internal synchronization. Receive data is latched internally at the rising edge of the 8th pulse of the basic clock as shown in figure 12.3. Thus the reception margin in asynchronous mode is given by formula (1) below.

$$M = \left\{ \left(0.5 - \frac{1}{2N} \right) - \frac{(D - 0.5)}{N} - (L - 0.5) F \right\} \times 100\%$$
 Formula (1)

Where M: Reception margin (%)

- N: Ratio of bit rate to clock (N = 16)
- D: Clock duty (D = 0 to 1.0)
- L: Frame length (L = 9 to 12)
- F: Absolute value of clock rate deviation

Assuming values of F = 0 and D = 0.5 in formula (1), a reception margin is given by formula below.

 $M = \{0.5 - 1/(2 \times 16)\} \times 100 \ [\%] = 46.875\%$

However, this is only the computed value, and a margin of 20% to 30% should be allowed in system design.




Figure 12.3 Receive Data Sampling Timing in Asynchronous Mode

12.4.3 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input at the SCK pin can be selected as the SCI's serial clock, according to the setting of the C/A bit in SMR and the CKE1 and CKE0 bits in SCR. When an external clock is input at the SCK pin, the clock frequency should be 16 times the bit rate used.

When the SCI is operated on an internal clock, the clock can be output from the SCK pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in figure 12.4.

The clock must not be stopped during operation.




Figure 12.4 Relation between Output Clock and Transmit Data Phase (Asynchronous Mode)

Renesas

12.4.4 SCI initialization (Asynchronous mode)

Before transmitting and receiving data, you should first clear the TE and RE bits in SCR to 0, then initialize the SCI as described below. When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag is set to 1. Note that clearing the RE bit to 0 does not initialize the contents of the RDRF, PER, FER, and ORER flags, or the contents of RDR. When the external clock is used in asynchronous mode, the clock must be supplied even during initialization.




Figure 12.5 Sample SCI Initialization Flowchart

12.4.5 Data transmission (Asynchronous mode)

Figure 12.6 shows an example of the operation for transmission in asynchronous mode. In transmission, the SCI operates as described below.

- 1. The SCI monitors the TDRE flag in SSR, and if is cleared to 0, recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission. If the TIE bit is set to 1 at this time, a transmit data empty interrupt request (TXI) is generated. Because the TXI interrupt routine writes the next transmit data to TDR before transmission of the current transmit data has finished, continuous transmission can be enabled.
- 3. Data is sent from the TxD pin in the following order: start bit, transmit data, parity bit or multiprocessor bit (may be omitted depending on the format), and stop bit.
- 4. The SCI checks the TDRE flag at the timing for sending the stop bit.
- 5. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.
- 6. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the "mark state" is entered in which 1 is output. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated.





Figure 12.7 shows a sample flowchart for transmission in asynchronous mode.

Figure 12.6 Example of Operation in Transmission in Asynchronous Mode (Example with 8-Bit Data, Parity, One Stop Bit)

Renesas



- SCI initialization: Set the TxD pin using the PFC. After the TE bit is set to 1, 1 is output for one frame, and transmission is enabled. However, data is not transmitted.
- [2] SCI status check and transmit data write: Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR and clear the

TDRE flag to 0.

- [3] Serial transmission continuation procedure: To continue serial transmission, read 1 from the TDRE flag to confirm that writing is possible, then write data to TDR, and then clear the TDRE flag to 0. Checking and clearing of the TDRE flag is automatic when the DTC is activated by a transmit data empty interrupt (TXI) request, and data is written to TDR.
- [4] Break output at the end of serial transmission: To output a break in serial transmission, first clear the port data register (DR) to 0, then clear the TE bit to 0 in SCR and use the PFC to select the TxD pin as an output port.

Figure 12.7 Sample Serial Transmission Flowchart

12.4.6 Serial data reception (Asynchronous mode)

Figure 12.8 shows an example of the operation for reception in asynchronous mode. In serial reception, the SCI operates as described below.

- 1. The SCI monitors the communication line, and if a start bit is detected, performs internal synchronization, receives receive data in RSR, and checks the parity bit and stop bit.
- 2. If an overrun error (when reception of the next data is completed while the RDRF flag is still set to 1) occurs, the OER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to RDR. The RDRF flag remains to be set to 1.
- 3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated.
- 4. If a framing error (when the stop bit is 0) is detected, the FER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated.
- 5. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt request is generated. Because the RXI interrupt processing routine reads the receive data transferred to RDR before reception of the next receive data has finished, continuous reception can be enabled.




Figure 12.8 Example of SCI Operation in Reception (Example with 8-Bit Data, Parity, One Stop Bit)

Renesas


Table 12.9 shows the states of the SSR status flags and receive data handling when a receive error is detected. If a receive error is detected, the RDRF flag retains its state before receiving data. Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the OER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 12.9 shows a sample flow chart for serial data reception.

	SSR S	Status Fla	g					
RDRF*	OER	FER	PER	Receive Data	Receive Error Type			
1	1	0	0	Lost	Overrun error			
0	0	1	0	Transferred to RDR	Framing error			
0	0	0	1	Transferred to RDR	Parity error			
1	1	1	0	Lost	Overrun error + framing error			
1	1	0	1	Lost	Overrun error + parity error			
0	0	1	1	Transferred to RDR	Framing error + parity error			
1	1	1	1	Lost	Overrun error + framing error + parity error			

Table 12.9	SSR Status Flags and Receive Data Handling
-------------------	--

Note: * The RDRF flag retains its state before data reception.





- [1] SCI initialization: Set the RxD pin using the PFC.
- [2] [3] Receive error processing and break detection:

If a receive error occurs, read the ORER, PER, and FER flags in SSR to identify the error. After performing the appropriate error processing, ensure that the ORER, PER, and FER flags are all cleared to 0. Reception cannot be resumed if any of these flags are set to 1. In the case of a framing error, a break can be detected by reading the value of the input port corresponding to the RxD pin.

- [4] SCI status check and receive data read: Read SSR and check that RDRF = 1, then read the receive data in RDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can also be identified by an RXI interrupt.
- [5] Serial reception continuation procedure: To continue serial reception, before the stop bit for the current frame is received, read the RDRF flag, read RDR, and clear the RDRF flag to 0. The RDRF flag is cleared automatically when DTC is activated by an RXI interrupt and the RDR value is read.

Figure 12.9 Sample Serial Reception Data Flowchart (1)




Figure 12.9 Sample Serial Reception Data Flowchart (2)

12.5 Multiprocessor Communication Function

Use of the multiprocessor communication function enables data transfer to be performed among a number of processors sharing communication lines by means of asynchronous serial communication using the multiprocessor format, in which a multiprocessor bit is added to the transfer data. When multiprocessor communication is carried out, each receiving station is addressed by a unique ID code. The serial communication cycle consists of two component cycles: an ID transmission cycle which specifies the receiving station, and a data transmission cycle. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle. If the multiprocessor bit is 1, the cycle is an ID transmission cycle, and if the multiprocessor bit is 0, the cycle is a data transmission cycle. Figure 12.10 shows an example of inter-processor communication using the multiprocessor format. The transmitting station first sends the ID code of the receiving station with which it wants to perform serial communication as data with a 1 multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit added. The receiving station skips data until data with a 1 multiprocessor bit is sent. When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose ID does not match continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI uses the MPIE bit in SCR to implement this function. When the MPIE bit is set to 1, transfer of receive data from RSR to RDR, error flag detection, and setting the SSR status flags, RDRF, FER, and OER to 1 are inhibited until data with a 1 multiprocessor bit is received. On reception of receive character with a 1 multiprocessor bit, the MPBR bit in SSR is set to 1 and the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is invalid. All other bit settings are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.

Renesas





Figure 12.10 Example of Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)

12.5.1 Multiprocessor Serial Data Transmission

Figure 12.11 shows a sample flowchart for multiprocessor serial data transmission. For an ID transmission cycle, set the MPBT bit in SSR to 1 before transmission. For a data transmission cycle, clear the MPBT bit in SSR to 0 before transmission. All other SCI operations are the same as those in asynchronous mode.






- SCI initialization: Set the TxD pin using the PFC. After the TE bit is set to 1, 1 is output for one frame, and transmission is enabled. However, data is not transmitted.
 - [2] SCI status check and transmit data write: Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR. Set the MPBT bit in SSR to 0 or 1. Finally, clear the TDRE flag to 0.
 - [3] Serial transmission continuation procedure:

To continue serial transmission, be sure to read 1 from the TDRE flag to confirm that writing is possible, then write data to TDR, and then clear the TDRE flag to 0. Checking and clearing of the TDRE flag is automatic when the DTC is activated by a transmit data empty interrupt (TXI) request, and data is written to TDR.

 [4] Break output at the end of serial transmission: To output a break in serial transmission, first clear the port data register (DR) to 0, then clear the TE bit to 0 in SCR and use the PFC to select the TxD pin as an output port.



12.5.2 Multiprocessor Serial Data Reception

Figure 12.13 shows a sample flowchart for multiprocessor serial data reception. If the MPIE bit in SCR is set to 1, data is skipped until data with a 1 multiprocessor bit is sent. On receiving data with a 1 multiprocessor bit, the receive data is transferred to RDR. An RXI interrupt request is generated at this time. All other SCI operations are the same as in asynchronous mode. Figure 12.12 shows an example of SCI operation for multiprocessor format reception.





Figure 12.12 Example of SCI Operation in Reception (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)

Rev. 4.00 Dec 05, 2005 page 354 of 564 REJ09B0270-0400



- [1] SCI initialization: Set the RxD pin using the PFC.
- [2] ID reception cycle: Set the MPIE bit in SCR to 1.
- [3] SCI status check. ID reception and comparison: Read SSR and check that the RDRF flag is set to 1, then read the receive data in RDR and compare it with this If the data is not this station's ID, set the MPIE bit to 1 again, and clear the RDRF If the data is this station's ID, clear the RDRF flag to 0. [4] SCI status check and data reception: Read SSR and check that the RDRF flag is set to 1, then read the data in and FER flags in SSR to identify the error. After performing the appropriate
- [5] Receive error processing and break

If a receive error occurs, read the ORER error processing, ensure that the ORER and FER flags are all cleared to 0. Reception cannot be resumed if either of these flags is set to 1. In the case of a framing error, a break can be detected by reading the RxD pin

Figure 12.13 Sample Multiprocessor Serial Reception Flowchart (1)




Figure 12.13 Sample Multiprocessor Serial Reception Flowchart (2)



12.6 Operation in Clocked Synchronous Mode

Figure 12.14 shows the general format for clocked synchronous communication. In clocked synchronous mode, data is transmitted or received in synchronization with clock pulses. Data is transferred in 8-bit units. In clocked synchronous serial communication, data on the transmission line is output from one falling edge of the serial clock to the next. In clocked synchronous mode, the SCI receives data in synchronization with the rising edge of the serial clock. After 8-bit data is output, the transmission line holds the MSB state. In clocked synchronous mode, no parity or multiprocessor bit is added. Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication by use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transfer.




Figure 12.14 Data Format in Clocked Synchronous Communication (For LSB-First)


12.6.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK pin can be selected, according to the setting of CKE1 and CKE0 bits in SCR. When the SCI is operated on an internal clock, the serial clock is output from the SCK pin. Eight serial clock pulses are output in the transfer of one character, and when no transfer is performed, the clock is fixed high. Only in reception, the serial clock is continued generating until an overrun error is occurred or the RE bit is cleared to 0. To execute reception in one-character units, select an external clock as a clock source.

12.6.2 SCI initialization (Clocked Synchronous mode)

Before transmitting and receiving data, you should first clear the TE and RE bits in SCR to 0, then initialize the SCI as described in a sample flowchart in figure 12.15. When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag is set to 1.

Note that clearing the RE bit to 0 does not initialize the RDRF, PER, FER, and ORER flags, or the contents of RDR.





12.6.3 Serial data transmission (Clocked Synchronous mode)

Figure 12.16 shows an example of SCI operation for transmission in clocked synchronous mode. In serial transmission, the SCI operates as described below.

- 1. The SCI monitors the TDRE flag in SSR, and if it is cleared to 0, recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR is set to 1 at this time, a transmit data empty (TXI)

interrupt request is generated. Because the TXI interrupt routine writes the next transmit data to TDR before transmission of the current transmit data has finished, continuous transmission can be enabled.

- 3. 8-bit data is sent from the TxD pin synchronized with the output clock when output clock mode has been specified and synchronized with the input clock when use of an external clock has been specified.
- 4. The SCI checks the TDRE flag at the timing for sending the MSB (bit 7).
- 5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission of the next frame is started.
- 6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TxD pin maintains the output state of the last bit. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated. The SCK pin is fixed high.

Figure 12.17 shows a sample flowchart for serial data transmission. Even if the TDRE flag is cleared to 0, transmission will not start while a receive error flag (ORER, FER, or PER) is set to 1. Make sure to clear the receive error flags to 0 before starting transmission. Note that clearing the RE bit to 0 does not clear the receive error flags.




Figure 12.16 Sample SCI Transmission Operation in Clocked Synchronous Mode




Figure 12.17 Sample Serial Transmission Flowchart

12.6.4 Serial data reception (Clocked Synchronous mode)

Figure 12.18 shows an example of SCI operation for reception in clocked synchronous mode. In serial reception, the SCI operates as described below.

- 1. The SCI performs internal initialization in synchronization with a synchronization clock input or output, starts receiving data, and stores the received data in RSR.
- 2. If an overrun error (when reception of the next data is completed while the RDRF flag is still set to 1) occurs, the ORER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to RDR. The RDRF flag remains to be set to 1.
- 3. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt request is generated. Because the RXI interrupt processing routine reads the receive data transferred to RDR before reception of the next receive data has finished, continuous reception can be enabled.





Figure 12.18 Example of SCI Operation in Reception

Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the ORER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 12.19 shows a sample flowchart for serial data reception.



- [1] SCI initialization: Set the RxD pin using the PFC.
- [2] [3] Receive error processing: If a receive error occurs, read the ORER flag in SSR, and after performing the appropriate error processing, clear the ORER flag to 0. Transfer cannot be resumed if the ORER flag is set to 1.
- [4] SCI status check and receive data read:

Read SSR and check that the RDRF flag is set to 1, then read the receive data in RDR and clear the RDRF flag to 0.

Transition of the RDRF flag from 0 to 1 can also be identified by an RXI interrupt.

[5] Serial reception continuation procedure:


To continue serial reception, before the MSB (bit 7) of the current frame is received, reading the RDRF flag, reading RDR, and clearing the RDRF flag to 0 should be finished. The RDRF flag is cleared automatically when the DTC is activated by a receive data full interrupt (RXI) request and the RDR value is read.

Figure 12.19 Sample Serial Reception Flowchart

12.6.5 Simultaneous Serial Data Transmission and Reception (Clocked Synchronous mode)

Figure 12.20 shows a sample flowchart for simultaneous serial transmit and receive operations. The following procedure should be used for simultaneous serial data transmit and receive operations after the SCI initialization. To switch from transmit mode to simultaneous transmit and receive mode, after checking that the SCI has finished transmission and the TDRE and TEND flags are set to 1, clear TE to 0. Then simultaneously set TE and RE to 1 with a single instruction. To switch from receive mode to simultaneous transmit and receive mode, after checking that the SCI has finished receive mode, after checking that the SCI has finished receive mode, after checking that the SCI has finished receive mode to simultaneous transmit and receive mode, after checking that the SCI has finished reception, clear RE to 0. Then after checking that the RDRF and receive error flags (ORER, FER, and PER) are cleared to 0, simultaneously set TE and RE to 1 with a single instruction.





- [1] SCI initialization: Set the TxD and RxD pins using the PFC.
- [2] SCI status check and transmit data write: Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR and clear the TDRE flag to 0. Transition of the TDRE flag from 0 to 1 can also be identified by a TXI interrupt.
- [3] Receive error processing: If a receive error occurs, read the ORER flag in SSR, and after performing the appropriate error processing, clear the ORER flag to 0. Transmission/reception cannot be resumed if the ORER flag is set to 1.
- [4] SCI status check and receive data read: Read SSR and check that the RDRF flag is set to 1, then read the receive data in RDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can also be identified by an RXI interrupt.
- [5] Serial transmission/reception continuation procedure:

To continue serial transmission/ reception, before the MSB (bit 7) of the current frame is received, finish reading the RDRF flag, reading RDR, and clearing the RDRF flag to 0. Also, before the MSB (bit 7) of the current frame is transmitted, read 1 from the TDRE flag to confirm that writing is possible. Then write data to TDR and clear the TDRE flag to 0.

Checking and clearing of the TDRE flag is automatic when the DTC is activated by a transmit data empty interrupt (TXI) request and data is written to TDR. Also, the RDRF flag is cleared automatically when the DTC is activated by a receive data full interrupt (RXI) request and the RDR value is read.

Note: When switching from transmit or receive operation to simultaneous transmit and receive operations, first clear the TE bit and RE bit to 0, then set both these bits to 1 simultaneously.

Figure 12.20 Sample Flowchart of Simultaneous Serial Transmit and Receive Operations

12.7 SCI Interrupts

12.7.1 Interrupts in Normal Serial Communication Interface Mode

Table 12.10 shows the interrupt sources in normal serial communication interface mode. A different interrupt vector is assigned to each interrupt source, and individual interrupt sources can be enabled or disabled using the enable bits in SCR.

When the TDRE flag in SSR is set to 1, a TXI interrupt request is generated. When the TEND flag in SSR is set to 1, a TEI interrupt request is generated. A TXI interrupt request can activate the DTC to perform data transfer. The TDRE flag is cleared to 0 automatically when data transfer is performed by the DTC.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the ORER, PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated. An RXI interrupt request can activate the DTC to perform data transfer. The RDRF flag is cleared to 0 automatically when data transfer is performed by the DTC.

A TEI interrupt is generated when the TEND flag is set to 1 while the TEIE bit is set to 1. If a TEI interrupt and a TXI interrupt are generated simultaneously, the TXI interrupt has priority for acceptance. However, note that if the TDRE and TEND flags are cleared simultaneously by the TXI interrupt routine, the SCI cannot branch to the TEI interrupt routine later.

Channel	Name	Interrupt Source	Interrupt Flag	DTC Activation
2	ERI_2	Receive Error	ORER, FER, PER	Not possible
	RXI_2	Receive Data Full	RDRF	Possible
	TXI_2	Transmit Data Empty	TDRE	Possible
	TEI_2	Transmission End	TEND	Not possible
3	ERI_3	Receive Error	ORER, FER, PER	Not possible
	RXI_3	Receive Data Full	RDRF	Possible
	TXI_3	Transmit Data Empty	TDRE	Possible
	TEI_3	Transmission End	TEND	Not possible

Table 12.10 SCI Interrupt Sources	Table 12.10	SCI Interrupt S	ources
-----------------------------------	--------------------	-----------------	--------

12.8 Usage Notes

12.8.1 TDR Write and TDRE Flag

The TDRE bit in the serial status register (SSR) is a status flag indicating transferring of transmit data from TDR into TSR. The SCI sets the TDRE bit to 1 when it transfers data from TDR to TSR.

Data can be written to TDR regardless of the TDRE bit status.

If new data is written in TDR when TDRE is 0, however, the old data stored in TDR will be lost because the data has not yet been transferred to TSR. Before writing transmit data to TDR, be sure to check that the TDRE bit is set to 1.

12.8.2 Module Standby Mode Setting

SCI operation can be disabled or enabled using the module standby control register. The initial setting is for SCI operation to be halted. Register access is enabled by clearing module standby mode. For details, refer to section 21, Power-Down Modes.

12.8.3 Break Detection and Processing (Asynchronous Mode Only)

When framing error detection is performed, a break can be detected by reading the RxD pin value directly. In a break, the input from the RxD pin becomes all 0s, and so the FER flag is set, and the PER flag may also be set. Note that, since the SCI continues the receive operation after receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

12.8.4 Sending a Break Signal (Asynchronous Mode Only)

The TxD pin becomes of the I/O port general I/O pin with the I/O direction and level determined by the port data register (DR) and the port I/O register (IOR) of the pin function controller (PFC). These conditions allow break signals to be sent.

The DR value is substituted for the marking status until the PFC is set. Consequently, the output port is set to initially output a 1.

To send a break in serial transmission, first clear the DR to 0, then establish the TxD pin as an output port using the PFC.

When the TE bit is cleared to 0, the transmission section is initialized regardless of the present transmission status.



12.8.5 Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only)

Transmission cannot be started when a receive error flag (ORER, PER, or FER) is set to 1, even if the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that receive error flags cannot be cleared to 0 even if the RE bit is cleared to 0.

12.8.6 Constraints on DTC Use

- 1. When using an external clock source for the serial clock, update TDR with the DTC, and then after the elapse of five peripheral clocks (Pφ) or more, input a transmit clock. If a transmit clock is input in the first four Pφ clocks after TDR is written, an error may occur (figure 12.21).
- 2. Before reading the receive data register (RDR) with the DTC, select the receive-data-full (RXI) interrupt of the SCI as a start-up source.




Figure 12.21 Example of Clocked Synchronous Transmission with DTC

12.8.7 Cautions on Clocked Synchronous External Clock Mode

- 1. Set TE = RE = 1 only when external clock SCK is 1.
- 2. Do not set TE = RE = 1 until at least four P ϕ clocks after external clock SCK has changed from 0 to 1.
- 3. When receiving, RDRF is 1 when RE is cleared to 0 after 2.5–3.5 P\$ clocks from the rising edge of the RxD D7 bit SCK input, but copying to RDR is not possible.

12.8.8 Caution on Clocked Synchronous Internal Clock Mode

When receiving, RDRF is 1 when RE is cleared to 0 after 1.5 P ϕ clocks from the rising edge of the RxD D7 bit SCK output, but copying to RDR is not possible.



Section 13 A/D Converter

This LSI includes a successive approximation type 10-bit A/D converter. The block diagram of the A/D converter is shown in figure 13.1.

13.1 Features

- 10-bit resolution
- Input channels
 - 12 channels (three independent A/D conversion modules)
- Conversion time: 6.7 μ s per channel (at P ϕ = 20 MHz operation), 5.4 μ s (during P ϕ = 25 MHz operation)
- Three operating modes
 - Single mode: Single-channel A/D conversion
 - Continuous scan mode: Repetitive A/D conversion on 1 to 4 channels
 - Single-cycle scan mode: Continuous A/D conversion on 1 to 4 channels
- Data registers
 - Conversion results are held in a 16-bit data register for each channel
- Sample and hold function
- Three methods for conversion start
 - Software
 - Conversion start trigger from multifunction timer pulse unit (MTU) or motor management timer (MMT)
 - External trigger signal
- Interrupt request
 - An A/D conversion end interrupt request (ADI) can be generated
- Module stop mode can be set




Figure 13.1 Block Diagram of A/D Converter (For One Module)

13.2 Input/Output Pins

Table 13.1 summarizes the input pins used by the A/D converter. This LSI has three A/D conversion modules each of which can be operated independently. The input channels are divided into four channel sets.

Module Type	Pin Name	I/O	Function				
Common	AV_{cc}	Input	Analog block power supply and reference voltage				
	AV _{ss}	Input	Analog block ground and refer	ence voltage			
	ADTRG	Input	A/D external trigger input pin				
A/D module 0 (A/D0)	AN8	Input	Analog input pin 8	Group 1			
	AN9	Input	Analog input pin 9				
	AN10	Input	Analog input pin 10				
	AN11	Input	Analog input pin 11				
A/D module 1 (A/D1)	AN12	Input	Analog input pin 12	Group 1			
	AN13	Input	Analog input pin 13				
	AN14	Input	Analog input pin 14				
	AN15	Input	Analog input pin 15				
A/D module 2 (A/D2)	AN16	Input	Analog input pin 16	Group 0			
	AN17	Input	Analog input pin 17				
	AN18	Input	Analog input pin 18				
	AN19	Input	Analog input pin 19				

Table 13.1 Pin Configuration

Note: The connected A/D module differs for each pin. The control registers of each module must be set.

13.3 Register Description

The A/D converter has the following registers. For details on register addresses, refer to appendix A, Internal I/O Register.

- A/D data register 8 (H/L) (ADDR8)
- A/D data register 9 (H/L) (ADDR9)
- A/D data register 10 (H/L) (ADDR10)
- A/D data register 11 (H/L) (ADDR11)
- A/D data register 12 (H/L) (ADDR12)
- A/D data register 13 (H/L) (ADDR13)
- A/D data register 14 (H/L) (ADDR14)
- A/D data register 15 (H/L) (ADDR15)
- A/D data register 16 (H/L) (ADDR16)
- A/D data register 17 (H/L) (ADDR17)
- A/D data register 18 (H/L) (ADDR18)
- A/D data register 19 (H/L) (ADDR19)
- A/D control/status register_0 (ADCSR_0)
- A/D control/status register_1 (ADCSR_1)
- A/D control/status register_2 (ADCSR_2)
- A/D control register_0 (ADCR_0)
- A/D control register_1 (ADCR_1)
- A/D control register_2 (ADCR_2)
- A/D trigger select register (ADTSR)

13.3.1 A/D Data Registers 8 to 19 (ADDR8 to ADDR19)

ADDRs are 16-bit read-only registers. The conversion result for each analog input channel is stored in ADDR with the corresponding number. (For example, the conversion result of AN8 is stored in ADDR8.)

The converted 10-bit data is stored in bits 6 to 15. The lower 6 bits are always read as 0.

The data bus between the CPU and the A/D converter is 8 bits wide. The upper byte can be read directly from the CPU, however the lower byte should be read via a temporary register. The temporary register contents are transferred from the ADDR when the upper byte data is read. When reading the ADDR, read the upper byte before the lower byte, or read in word unit. The initial value of ADDR is H'0000.

13.3.2 A/D Control/Status Registers 0 to 2 (ADCSR_0 to ADCSR_2)

ADCSR for each module controls A/D conversion operations.

Bit	Bit Name	Initial Value	R/W	Description
7	ADF	0	R/(W)*	A/D End Flag
				A status flag that indicates the end of A/D conversion.
				[Setting conditions]
				When A/D conversion ends in single mode
				• When A/D conversion ends on all specified channels in scan mode
				[Clearing conditions]
				• When 0 is written after reading ADF = 1
				 When the DTC is activated by an ADI interrupt and ADDR is read with the DISEL bit in DTMR of DTC = 0
6	ADIE	0	R/W	A/D Interrupt Enable
				The A/D conversion end interrupt (ADI) request is enabled when 1 is set
				When changing the operating mode, first clear the ADST bit in the A/D control registers (ADCRs) to 0.
5	ADM1	0	R/W	A/D Mode 1 and 0
4	ADM0	0	R/W	Select the A/D conversion mode.
				00: Single mode
				01: 4-channel scan mode
				10: Setting prohibited
				11: Setting prohibited
				When changing the operating mode, first clear the ADST bit in the A/D control registers (ADCRs) to 0.
3		1	R	Reserved
				This bit is always read as 1, and should only be written with 1.
2	CH2	0	R/W	Channel Select 2 to 0
1	CH1	0	R/W	Select analog input channels. See table 13.2.
0	CH0	0	R/W	When changing the operating mode, first clear the ADST bit in the A/D control registers (ADCRs) to 0.
Noto.	* Only 0 c	an ha writ	ten to clea	r the flee

Note: * Only 0 can be written to clear the flag.

Table 13.2Channel Select List

Bit 2 Bit 1		Bit 1 Bit 0		Single Mode			4-Channel Scan Mode [*]			
CH2	CH1	CH0	A/D0	A/D1	A/D2	A/D0	A/D1	A/D2		
0	0	0 Setting Setting AN16 Setting	Setting	Setting	AN16					
		1	prohibited	prohibited	AN17	prohibited prohibited		AN16, AN17		
	1	0			AN18			AN16 to AN18		
		1	_		AN19			AN16 to AN19		
1	0	0	AN8	AN12	Setting	AN8	AN12	Setting		
		1	AN9	AN13	prohibited	AN8, AN9	AN12, AN13	prohibited		
	1	0	AN10	AN14	-	AN8 to AN10	AN12 to AN14	-		
		1	AN11	AN15	_	AN8 to AN11	AN12 to AN15			

Analog Input Channels

Notes: * Continuous scan mode or single-cycle scan mode can be selected with the ADCS bit.

13.3.3 A/D Control Registers_0 to 2 (ADCR_0 to ADCR_2)

ADCR for each module controls A/D conversion started by an external trigger signal and selects the operating clock.

Bit	Bit Name	Initial Value	R/W	Description
7	TRGE	0	R/W	Trigger Enable
				Enables or disables triggering of A/D conversion by ADTRG, an MTU trigger, or an MMT trigger.
				0: A/D conversion triggering is disabled
				1: A/D conversion triggering is enabled
6	CKS1	0	R/W	Clock Select 0 and 1
5	CKS0	0	R/W	Select the A/D conversion time.
				00: Pø/32
				01: Pø/16
				10: Pø/8
				11: Pǫ/4
				When changing the A/D conversion time, first clear the ADST bit in the A/D control registers (ADCRs) to 0.
				CKS[1,0] = b'11 can be set while $P\phi \le 25$ MHz.

		Initial		
Bit	Bit Name	Value	R/W	Description
4	ADST	0	R/W	A/D Start
				Starts or stops A/D conversion. When this bit is set to 1, A/D conversion is started. When this bit is cleared to 0, A/D conversion is stopped and the A/D converter enters the idle state. In single or single-cycle scan mode, this bit is automatically cleared to 0 when A/D conversion ends on the selected single channel. In continuous scan mode, A/D conversion is continuously performed for the selected channels in sequence until this bit is cleared by a software, reset, or in software standby mode or module standby mode.
3	ADCS	0	R/W	A/D Continuous Scan
				Selects either single-cycle scan or continuous scan in scan mode. This bit is valid only when scan mode is selected.
				0: Single-cycle scan
				1: Continuous scan
				When changing the operating mode, first clear the ADST bit in the A/D control registers (ADCRs) to 0.
2 to 0	_	All 1	R	Reserved
				These bits are always read as 1, and should only be written with 1.

13.3.4 A/D Trigger Select Register (ADTSR)

The ADTSR enables an A/D conversion started by an external trigger signal.

Bit	Bit Name	Initial Value	R/W	Description
7, 6		All 0	R	Reserved
				These bits are always read as 0, and should only be written with 0.
5	TRG2S1	0	R/W	AD Trigger 2 Select 1 and 0
4	TRG2S0	0	R/W	Enable the start of A/D conversion by A/D2 with a trigger signal.
				00: A/D conversion start by external trigger pin (ADTRG) or MTU trigger is enabled
				01: A/D conversion start by external trigger pin (ADTRG) is enabled
				10: A/D conversion start by MTU trigger is enabled
				11: A/D conversion start by MMT trigger is enabled
				When changing the operating mode, first clear the TRGE and ADST bit in the A/D control registers (ADCRs) to 0.
3	TRG1S1	0	R/W	AD Trigger 1 Select 1 and 0
2	TRG1S0	0	R/W	Enable the start of A/D conversion by A/D1 with a trigger signal.
				00: A/D conversion start by external trigger pin (ADTRG) or MTU trigger is enabled
				01: A/D conversion start by external trigger pin (ADTRG) is enabled
				10: A/D conversion start by MTU trigger is enabled
				11: A/D conversion start by MMT trigger is enabled
				When changing the operating mode, first clear the TRGE and ADST bit in the A/D control registers (ADCRs) to 0.



Bit	Bit Name	Initial Value	R/W	Description	
1	TRG0S1	0	R/W	AD Trigger 0 Select 1 and 0	
0	TRG0S0	0	R/W	Enable the start of A/D conversion by A/D0 with a trigg signal.	
				00: A/D conversion start by external trigger pin (ADTRG) or MTU trigger is enabled	
				01: A/D conversion start by external trigger pin (ADTRG) is enabled	
				10: A/D conversion start by MTU trigger is enabled	
				11: A/D conversion start by MMT trigger is enabled	
				When changing the operating mode, first clear the TRGE and ADST bit in the A/D control registers (ADCRs) to 0.	

13.4 Operation

The A/D converter operates by successive approximation with 10-bit resolution. It has two operating modes; single mode and scan mode. There are two kinds of scan mode: continuous mode and single-cycle mode. When changing the operating mode or analog input channel, in order to prevent incorrect operation, first clear the ADST bit to 0 in ADCR. The ADST bit can be set at the same time when the operating mode or analog input channel is changed.

13.4.1 Single Mode

In single mode, A/D conversion is to be performed only once on the specified single channel. The operations are as follows.

- 1. A/D conversion is started when the ADST bit in ADCR is set to 1, according to software, MTU, MMT, or external trigger input.
- 2. When A/D conversion is completed, the result is transferred to the A/D data register corresponding to the channel.
- 3. On completion of conversion, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated.
- 4. The ADST bit remains set to 1 during A/D conversion. When A/D converion ends, the ADST bit is automatically cleared to 0 and the A/D converter enters the idle state. When the ADST bit is cleared to 0 during A/D conversion, A/D conversion stops and the A/D converter enters the idle state.

13.4.2 Continuous Scan Mode

In continuous scan mode, A/D conversion is to be performed sequentially on the specified channels (four channels maximum).

- 1. When the ADST bit in ADCR is set to 1 by software, MTU, MMT, or external trigger input, A/D conversion starts on the channel with the lowest number in the group (AN8, AN9, ..., AN11).
- 2. When A/D conversion for each channel is completed, the result is sequentially transferred to the A/D data register corresponding to each channel.
- 3. When conversion of all the selected channels is completed, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt is requested after A/D conversion ends. Conversion of the first channel in the group starts again.
- 4. Steps 2 to 3 are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops and the A/D converter enters the idle state.

13.4.3 Single-Cycle Scan Mode

In single-cycle scan mode, A/D conversion is to be performed once on the specified channels (four channels maximum).

- 1. When the ADST bit in ADCR is set to 1 by a software, MTU, MMT, or external trigger input, A/D conversion starts on the channel with the lowest number in the group (AN8, AN9, ..., AN11).
- 2. When A/D conversion for each channel is completed, the result is sequentially transferred to the A/D data register corresponding to each channel.
- 3. When conversion of all the selected channels is completed, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt is requested after A/D conversion ends.
- 4. After A/D conversion ends, the ADST bit is automatically cleared to 0 and the A/D converter enters the idle state. When the ADST bit is cleared to 0 during A/D conversion, A/D conversion stops and the A/D converter enters the idle state.



13.4.4 Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit for each module. The A/D converter samples the analog input when the A/D conversion start delay time (t_p) has passed after the ADST bit in ADCR is set to 1, then starts conversion. Figure 13.2 shows the A/D conversion timing. Table 13.3 shows the A/D conversion time.

As indicated in figure 13.2, the A/D conversion time (t_{CONV}) includes t_{D} and the input sampling time (t_{SPL}) . The length of t_{D} varies depending on the timing of the write access to ADCR. The total conversion time therefore varies within the ranges indicated in table 13.3.

In scan mode, the values given in table 13.3 apply to the first conversion time. The values given in table 13.4 apply to the second and subsequent conversions.




Figure 13.2 A/D Conversion Timing

Table 13.3 A/D Conversion Time (Single Mode)

		CKS1 = 0					CKS1 = 1						
		(CKS0	= 0		CKS0	= 1		CKS0	= 0	(CKS0 :	= 1
Item	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
A/D conversion start delay time	t _D	31	—	62	15	—	30	7	—	14	3	—	6
Input sampling time	t _{spl}	—	256	—	—	128	—	—	64	—	_	32	
A/D conversion time	t _{conv}	1024	—	1055	515	—	530	259	—	266	131	—	134

Note: All values represent the number of states for Po.

Table 13.4	A/D Conversion Time (Scan Mode)	
-------------------	---------------------------------	--

CKS1	CKS0	Conversion Time (State)	
0	0	1024 (Fixed)	
	1	512 (Fixed)	
1	0	256 (Fixed)	
	1	128 (Fixed)	

13.4.5 A/D Converter Activation by MTU or MMT

The A/D converter can be independently activated by an A/D conversion request from the interval timer of the MTU or MMT.

To activate the A/D converter by the MTU or MMT, set the A/D trigger select register (ADTSR). After this register setting has been made, the ADST bit in ADCR is automatically set to 1 when an A/D conversion request from the interval timer of the MTU or MMT occurs. The timing from setting of the ADST bit until the start of A/D conversion is the same as when 1 is written to the ADST bit by software.

13.4.6 External Trigger Input Timing

A/D conversion can be externally triggered. When the TRGS0 and TRGS1 bits are set to 00 or 01 in ADTSR, external trigger input is enabled at the $\overline{\text{ADTRG}}$ pin. A falling edge of the $\overline{\text{ADTRG}}$ pin sets the ADST bit to 1 in ADCR, starting A/D conversion. Other operations, in both single and scan modes, are the same as when the ADST bit has been set to 1 by software. Figure 13.3 shows the timing.




Figure 13.3 External Trigger Input Timing

13.5 Interrupt Sources and DTC Transfer Requests

The A/D converter generates an A/D conversion end interrupt (ADI) upon the completion of A/D conversion. ADI interrupt requests are enabled when the ADIE bit is set to 1 while the ADF bit in ADCSR is set to 1 after A/D conversion is completed. The data transfer controller (DTC) can be activated by an ADI interrupt. Having the converted data read by the DTC in response to an ADI interrupt enables continuous conversion to be achieved without imposing a load on software.

The A/D converter can generate an A/D conversion end interrupt request. The ADI interrupt can be enabled by setting the ADIE bit in the A/D control/status register (ADCSR) to 1, or disabled by clearing the ADIE bit to 0. The DTC can be activated by an ADI interrupt. In this case an interrupt request is not sent to the CPU.

When the DTC is activated by an ADI interrupt, the ADF bit in ADCSR is automatically cleared when data is transferred by the DTC.

Table 13.5 A/D Converter Interrupt Source

Name	Interrupt Source	Interrupt Source Flag	DTC Activation
ADI	A/D conversion completed	ADF	Possible

13.6 Definitions of A/D Conversion Accuracy

This LSI's A/D conversion accuracy definitions are given below.

Resolution

The number of A/D converter digital output codes

• Quantization error

The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 13.4).

• Offset error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from the minimum voltage value B'0000000000 (H'000) to B'0000000001 (H'001) (see figure 13.5).

Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from B'111111110 (H'3FE) to B'1111111111 (H'3FF) (see figure 13.5).


• Nonlinearity error

The error with respect to the ideal A/D conversion characteristic between zero voltage and fullscale voltage. Does not include offset error, full-scale error, or quantization error (see figure 13.5).

• Absolute accuracy

The deviation between the digital value and the analog input value. Includes offset error, full-scale error, quantization error, and nonlinearity error.










Figure 13.5 Definitions of A/D Conversion Accuracy

13.7 Usage Notes

13.7.1 Module Standby Mode Setting

Operation of the A/D converter can be disabled or enabled using the module standby control register. The initial setting is for operation of the A/D converter to be halted. Register access is enabled by clearing module standby mode. For details, refer to section 21, Power-Down Modes.

13.7.2 Permissible Signal Source Impedance

This LSI's analog input is designed such that conversion accuracy is guaranteed for an input signal for which the signal source impedance is 1 k Ω or less (20 MHz to 25 MHz), or 3 k Ω or less (20 MHz or Less). This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds 1 k Ω or 3 k Ω , charging may be insufficient and it may not be possible to guarantee A/D conversion accuracy. However, for A/D conversion in single mode with a large capacitance provided externally, the input load will essentially comprise only the internal input resistance of 10 k Ω , and the signal source impedance is ignored. However, as a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., 5 mV/µs or greater) (see figure 13.6). When converting a high-speed analog signal or converting in scan mode, a low-impedance buffer should be inserted.

13.7.3 Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute precision. Be sure to make the connection to an electrically stable GND such as AVss.

Care is also required to insure that filter circuits do not interfere in the accuracy by the printed circuit digital signals on the mounting board (i.e, acting as antennas).




Figure 13.6 Example of Analog Input Circuit



13.7.4 Range of Analog Power Supply and Other Pin Settings

If the conditions below are not met, the reliability of the device may be adversely affected.

• Analog input voltage range

The voltage applied to analog input pin ANn during A/D conversion should be in the range $AVss \le VAN \le AVcc$.

• Relationship between AVcc, AVss and Vcc, Vss Set AVss = Vss for the relationship between AVcc, AVss and Vcc, Vss. If the A/D converter is not used, the AVcc and AVss pins must not be left open.

13.7.5 Notes on Board Design

In board design, digital circuitry and analog circuitry should be as mutually isolated as possible, and layout in which digital circuit signal lines and analog circuit signal lines cross or are in close proximity should be avoided as far as possible. Failure to do so may result in incorrect operation of the analog circuitry due to inductance, adversely affecting A/D conversion values. Also, digital circuitry must be isolated from the analog input signals (AN8 to AN19), and analog power supply (AVcc) by the analog ground (AVss). Also, the analog ground (AVss) should be connected at one point to a stable ground (Vss) on the board.

13.7.6 Notes on Noise Countermeasures

A protection circuit should be connected in order to prevent damage due to abnormal voltage, such as an excessive surge at the analog input pins (AN8 to AN19), between AVcc and AVss, as shown in figure 13.7. Also, the bypass capacitors connected to AVcc and the filter capacitor connected to AN8 to AN19 must be connected to AVss.

If a filter capacitor is connected, the input currents at the analog input pins (AN8 to AN19) are averaged, and so an error may arise. Also, when A/D conversion is performed frequently, as in scan mode, if the current charged and discharged by the capacitance of the sample-and-hold circuit in the A/D converter exceeds the current input via the input impedance (R_{in}), an error will arise in the analog input pin voltage. Careful consideration is therefore required when deciding circuit constants.






Figure 13.7 Example of Analog Input Protection Circuit

Table 13.6 Analog Pin Specifications

Item	Min	Max	Unit	Measurement conditions
Analog input capacitance	_	20	pF	
Permissible signal source impedance	_	3	kΩ	≤ 20 MHz
		1	kΩ	20 to 25 MHz





Section 14 Compare Match Timer (CMT)

This LSI has an on-chip compare match timer (CMT) comprising two 16-bit timer channels. The CMT has 16-bit counters and can generate interrupts at set intervals.

14.1 Features

The CMT has the following features:

- Four types of counter input clock can be selected
 - One of four internal clocks (Pφ/8, Pφ/32, Pφ/128, Pφ/512) can be selected independently for each channel.
- Interrupt sources
 - A compare match interrupt can be requested independently for each channel.
- Module standby mode can be set

Figure 14.1 shows a block diagram of the CMT.




Figure 14.1 CMT Block Diagram

14.2 Register Descriptions

The CMT has the following registers for each channel. For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

- Compare Match Timer Start Register (CMSTR)
- Compare Match Timer Control/Status Register_0 (CMCSR_0)
- Compare Match Timer Counter_0 (CMCNT_0)
- Compare Match Timer Constant Register_0 (CMCOR_0)
- Compare Match Timer Control/Status Register_1 (CMCSR_1)
- Compare Match Timer Counter_1 (CMCNT_1)
- Compare Match Timer Constant Register_1 (CMCOR_1)

14.2.1 Compare Match Timer Start Register (CMSTR)

The compare match timer start register (CMSTR) is a 16-bit register that selects whether to operate or halt the channel 0 and channel 1 counters (CMCNT).

Bit	Bit Name	Initial Value	R/W	Description
15 to	_	All 0	R	Reserved
2				These bits are always read as 0. The write value should always be 0.
1	STR1	0	R/W	Count Start 1
				This bit selects whether to operate or halt compare match timer counter_1.
				0: CMCNT_1 count operation halted
				1: CMCNT_1 count operation
0	STR0	0	R/W	Count Start 0
				This bit selects whether to operate or halt compare match timer counter_0.
				0: CMCNT_0 count operation halted
				1: CMCNT_0 count operation

14.2.2 Compare Match Timer Control/Status Register_0 and 1 (CMCSR_0, CMCSR_1)

The compare match timer control/status register (CMCSR) is a 16-bit register that indicates the occurrence of compare matches, sets the enable/disable status of interrupts, and establishes the clock used for incrementation.

Bit	Bit Name	Initial Value	R/W	Description	
15 to		All 0	R	Reserved	
8				These bits are always read as 0. The write value should always be 0.	
7	CMF	0	R/(W)*	Compare Match Flag	
				This flag indicates whether or not the CMCNT and CMCOR values have matched.	
				0: CMCNT and CMCOR values have not matched	
				1: CMCNT and CMCOR values have matched	
				[Clearing conditions]	
				Write 0 to CMF after reading 1 from it	
				 When the DTC is activated by an CMI interrupt and data is transferred with the DISEL bit in DTMR of DTC = 0 	
6	CMIE	0	R/W	Compare Match Interrupt Enable	
				This bit selects whether to enable or disable a compare match interrupt (CMI) when the CMCNT and CMCOR values have matched (CMF = 1).	
				0: Compare match interrupt (CMI) disabled	
				1: Compare match interrupt (CMI) enabled	
5 to 2		All 0	R	Reserved	
				These bits are always read as 0. The write value should always be 0.	

Bit	Bit Name	Initial Value	R/W	Description	
1	CKS1	0	R/W	These bits select the clock input to CMCNT among the	
0	CKS0	0	R/W	four internal clocks obtained by dividing the peripheral clock (Pφ). When the STR bit of CMSTR is set to 1, CMCNT begins incrementing with the clock selected by CKS1 and CKS0.	
				00: Pø/8	
				01: Pø/32	
				10: Pø/128	
				11: Pø/512	

Note: * Only 0 can be written, for flag clearing.

14.2.3 Compare Match Timer Counter_0 and 1 (CMCNT_0, CMCNT_1)

The compare match timer counter (CMCNT) is a 16-bit register used as an up-counter for generating interrupt requests. The initial value is H'0000.

14.2.4 Compare Match Timer Constant Register_0 and 1 (CMCOR_0, CMCOR_1)

The compare match timer constant register (CMCOR) is a 16-bit register that sets the period for compare match with CMCNT. The initial value is H'FFFF.



14.3 Operation

14.3.1 Cyclic Count Operation

When an internal clock is selected with the CKS1, CKS0 bits of the CMCSR register and the STR bit of CMSTR is set to 1, CMCNT begins incrementing with the selected clock. When the CMCNT counter value matches that of the compare match constant register (CMCOR), the CMCNT counter is cleared to H'0000 and the CMF flag of the CMCSR register is set to 1. If the CMIE bit of the CMCSR register is set to 1 at this time, a compare match interrupt (CMI) is requested. The CMCNT counter begins counting up again from H'0000.

Figure 14.2 shows the compare match counter operation.




Figure 14.2 Counter Operation

14.3.2 CMCNT Count Timing

One of four internal clocks ($P\phi/8$, $P\phi/32$, $P\phi/128$, $P\phi/512$) obtained by dividing the peripheral clock ($P\phi$) can be selected by the CKS1 and CKS0 bits of CMCSR. Figure 14.3 shows the timing.




Figure 14.3 Count Timing

14.4 Interrupts

14.4.1 Interrupt Sources

The CMT has a compare match interrupt for each channel, with independent vector addresses allocated to each of them. The corresponding interrupt request is output when interrupt request flag CMF is set to 1 and interrupt enable bit CMIE has also been set to 1.

When activating CPU interrupts by interrupt request, the priority between the channels can be changed by means of interrupt controller settings. See section 6, Interrupt Controller (INTC), for details.

The data transfer controller (DTC) can be activated by an interrupt request. In this case, the priority between channels is fixed. See section 8, Data Transfer Controller (DTC), for details.

14.4.2 Compare Match Flag Set Timing

The CMF bit of the CMCSR register is set to 1 by the compare match signal generated when the CMCOR register and the CMCNT counter match. The compare match signal is generated upon the final state of the match (timing at which the CMCNT counter matching count value is updated). Consequently, after the CMCOR register and the CMCNT counter match, a compare match signal will not be generated until a CMCNT counter input clock occurs. Figure 14.4 shows the CMF bit set timing.

Рф	
CMCNT input clock	
CMCNT	<u>N</u> <u>0</u>
CMCOR	N
Compare match signal	
CMF	
СМІ	



14.4.3 Compare Match Flag Clear Timing

The CMF bit of the CMCSR register is cleared by writing 0 to it after reading 1 or the clearing signal after the DTC transfer. Figure 14.5 shows the timing when the CMF bit is cleared by the CPU.




Figure 14.5 Timing of CMF Clear by the CPU

14.5 Usage Notes

14.5.1 Contention between CMCNT Write and Compare Match

If a compare match signal is generated during the T2 state of the CMCNT counter write cycle, the CMCNT counter clear has priority, so the write to the CMCNT counter is not performed. Figure 14.6 shows the timing.




Figure 14.6 CMCNT Write and Compare Match Contention

14.5.2 Contention between CMCNT Word Write and Incrementation

If an increment occurs during the T2 state of the CMCNT counter word write cycle, the counter write has priority, so no increment occurs. Figure 14.7 shows the timing.




Figure 14.7 CMCNT Word Write and Increment Contention



14.5.3 Contention between CMCNT Byte Write and Incrementation

If an increment occurs during the T2 state of the CMCNT byte write cycle, the counter write has priority, so no increment of the write data results on the side on which the write was performed. The byte data on the side on which writing was not performed is also not incremented, so the contents are those before the write.

Figure 14.8 shows the timing when an increment occurs during the T2 state of the CMCNTH write cycle.




Figure 14.8 CMCNT Byte Write and Increment Contention



Section 15 Motor Management Timer (MMT)

Motor Management Timer (MMT) can output 6-phase PWM waveforms with non-overlap times.

Figure 15.1 shows a block diagram of the MMT.

15.1 Features

- Triangular wave comparison type 6-phase PWM waveform output with non-overlap times
- Non-overlap times generated by timer dead time counters
- Toggle output synchronized with PWM period
- Counter clearing on an external signal
- Data transfer by DTC activation
- Generation of a trigger for the start of conversion by the A/D converter is available.
- Output-off functions
- PWM output halted by external signal
- PWM output halted when oscillation stops
- Module standby mode can be set




Figure 15.1 Block Diagram of MMT

15.2 Input/Output Pins

Table 15.1 shows the pin configuration of the MMT.

Name	I/O	Function
PCIO Input/Output		Counter clear signal input when set as an input by PAIORL register: toggle output in synchronization with the PWM cycle when set as an output by PAIORL register.
PUOA	Output	PWMU phase output (positive phase)
PUOB	Output	PWMU phase output (negative phase)
PVOA	Output	PWMV phase output (positive phase)
PVOB	Output	PWMV phase output (negative phase)
PWOA	Output	PWMW phase output (positive phase)
PWOB	Output	PWMW phase output (negative phase)



15.3 Register Descriptions

The MMT has the following registers. For details on register addresses and the register states during each processing, refer to appendix A, Internal I/O Register.

- Timer mode register (MMT_TMDR*)
- Timer control register (TCNR)
- Timer status register (MMT_TSR*)
- Timer counter (MMT_TCNT*)
- Timer buffer register U (TBRU)
- Timer buffer register V (TBRV)
- Timer buffer register W (TBRW)
- Timer general register UU (TGRUU)
- Timer general register VU (TGRVU)
- Timer general register WU (TGRWU)
- Timer general register U (TGRU)
- Timer general register V (TGRV)
- Timer general register W (TGRW)
- Timer general register UD (TGRUD)
- Timer general register VD (TGRVD)
- Timer general register WD (TGRWD)
- Timer dead time counter 0 (TDCNT0)
- Timer dead time counter 1 (TDCNT1)
- Timer dead time counter 2 (TDCNT2)
- Timer dead time counter 3 (TDCNT3)
- Timer dead time counter 4 (TDCNT4)
- Timer dead time counter 5 (TDCNT5)
- Timer dead time data register (MMT_TDDR^{*})
- Timer period buffer register (TPBR)
- Timer period data register (TPDR)



Note: * In this section, the names of these registers are further abbreviated to TMDR, TSR, TCNT, and TDDR hereafter.

15.3.1 Timer Mode Register (MMT_TMDR)

The timer mode register (MMT_TMDR) sets the operating mode and selects the PWM output level. In this section, the name of this register is abbreviated to TMDR hereafter.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	—	0	R	Reserved
				These bits are always read as 0 and should only be written with 0.
6	CKS2	0	R/W	Clock Select 2 to 0
5	CKS1	0	R/W	Selects the clock input to MMT.
4	CKS0	0	R/W	000: Pø
				001: Pþ/4
				010: Pø/16
				011: Pø/64
				100: Pø/256
				101: Pø/1024
				11x: Setting prohibited.
				Note: x "don't care".
3	OLSN	0	R/W	Output Level Select N
				Selects the negative phase output level in the operating modes.
				0: Active level is low
				1: Active level is high
2	OLSP	0	R/W	Output Level Select P
				Selects the positive phase output level in the operating modes.
				0: Active level is low
				1: Active level is high

Bit	Bit Name	Initial Value	R/W	Description
1	MD1	0	R/W	Mode 0 to 3
0	MD0	0	R/W	These bits set the timer operating mode.
				00: Operation halted
				01: Operating mode 1 (Transfer at TCNT = TPDR)
				10: Operating mode 2 (Transfer at TCNT = TDDR \times 2)
				11: Operating mode 3 (Transfer at TCNT = TPDR or TCNT = TDDR \times 2)

15.3.2 Timer Control Register (TCNR)

The timer control register (TCNR) controls the enabling or disabling of interrupt requests, selects the enabling or disabling of register access, and selects counter operation or halting.

		Initial			
Bit	Bit Name	Value	R/W	Description	
7	TTGE	0	R/W	A/D Start-Conversion request Enable	
				Enables or disables the generation of A/D start- conversion requests when the TGFN or TGFM bit of the timer status register (TSR) is set.	
				0: Disables request	
				1: Enables request	
6	CST	0	R/W	Timer Counter Start	
				Selects operation or halting of the timer counter (TCNT) and timer dead time counter (TDCNT).	
				0: TCNT and TDCNT operation is halted	
				1: TCNT and TDCNT perform count operations	
5	RPRO	0	R/W	Register Protects	
				Enables or disables the reading of registers other than TSR, and enables or disables the writing to registers other than TBRU to TBRW, TPBR, and TSR. Writes to TCNR itself are also disabled. Note that reset input is necessary in order to write to these registers again.	
				0: Register access enabled	
				1: Register access disabled	

Bit	Bit Name	Initial Value	R/W	Description
4 to 2	_	All 0	R	Reserved
				These bits are always read as 0. Only 0 should be written to these bits.
1	TGIEN	0	R/W	TGR Interrupt Enable N
				Enables or disables interrupt requests by the TGFN bit when TGFN is set to 1 in the TSR register.
				0: Interrupt requests by TGFN bit disabled
				1: Interrupt requests by TGFN bit enabled
0	TGIEM	0	R/W	TGR Interrupt Enable M
				Enables or disables interrupt requests by the TGFM bit when TGFM is set to 1 in the TSR register.
				0: Interrupt requests by TGFM bit disabled
				1: Interrupt requests by TGFM bit enabled

15.3.3 Timer Status Register (MMT_TSR)

The timer status register (MMT_TSR) holds status flags. (In this section, the name of this register is abbreviated to TSR hereafter.)

Bit	Bit Name	Initial Value	R/W	Description
7	TCFD	1	R	Count Direction Flag
				Status flag that indicates the count direction of the TCNT counter.
				0: TCNT counts down
				1: TCNT counts up
6 to 2		All 0	R	Reserved
				These bits are always read as 0 and should only be written with 0.
1	TGFN	0	R/(W)*	Output Compare Flag N
				Status flag that indicates a compare match between TCNT and 2Td (Td: TDDR value).
				[Setting condition]
				• When TCNT = 2Td
				[Clearing condition]
				• When 0 is written to TGFN after reading TGFN = 1
0	TGFM	0	R/(W)*	Output Compare Flag M
				Status flag that indicates a compare match between TCNT and the TPDR register.
				[Setting condition]
				• When TCNT = TPDR
				[Clearing condition]
				• When 0 is written to TGFM after reading TGFM = 1
Noto	* Con only	ho writto	n with 0 fo	r flag clearing

Note: * Can only be written with 0 for flag clearing.

15.3.4 Timer Counter (MMT_TCNT)

The timer counter (MMT_TCNT) is a 16-bit counter. The initial value is H'0000. Only 16-bit access can be used on MMT_TCNT; 8-bit access is not possible. (In this section, the name of this register is abbreviated to TCNT hereafter.)

15.3.5 Timer Buffer Registers (TBR)

The timer buffer registers (TBR) function as 16-bit buffer registers. The MMT has three TBR registers; TBRU, TBRV, and TBRW, each of which has two addresses; a buffer operation address (shown first) and a free operation address (shown second). A value written to the buffer operation address is transferred to the corresponding TGR at the timing set in bits MD1 and MD0 in the timer mode register (TMDR). A value set in the free operation address is transferred to the corresponding TGR is H'FFFF. Only 16-bit access can be used on the TBR registers; 8-bit access is not possible.

15.3.6 Timer General Registers (TGR)

The timer general registers (TGR) function as 16-bit compare registers. The MMT has nine TGR registers, that are compared with the TCNT counter in the operating modes. The initial value of TGR is H'FFFF. Only 16-bit access can be used on the TGR registers; 8-bit access is not possible.

15.3.7 Timer Dead Time Counters (TDCNT)

The timer dead time counters (TDCNT) are 16-bit read-only counters. The initial value of TDCNT is H'0000. Only 16-bit access can be used on the TDCNT counters; 8-bit access is not possible.

15.3.8 Timer Dead Time Data Register (MMT_TDDR)

The timer dead time data register (MMT_TDDR) is a 16-bit register that sets the positive phase and negative phase non-overlap time (dead time). The initial value of MMT_TDDR is H'FFFF. Only 16-bit access can be used on MMT_TDDR; 8-bit access is not possible. (In this section, the name of this register is further abbreviated to TDDR hereafter.)

15.3.9 Timer Period Buffer Register (TPBR)

The timer period buffer register (TPBR) is a 16-bit register that functions as a buffer register for the TPDR register. A value of 1/2 the PWM carrier period should be set as the TPBR value. The TPBR value is transferred to the TPDR register at the transfer timing set in the TMDR register. The initial value of TPBR is H'FFFF. Only 16-bit access can be used on TPBR; 8-bit access is not possible.

15.3.10 Timer Period Data Register (TPDR)

The timer period data register (TPDR) functions as a 16-bit compare register. In the operating modes, the TPDR register value is constantly compared with the TCNT counter value, and when they match the TCNT counter changes its count direction from up to down. The initial value of TPDR is H'FFFF. Only 16-bit access can be used on TPDR; 8-bit access is not possible.

15.4 Operation

When the operating mode is selected, a 3-phase PWM waveform is output with a non-overlap relationship between the positive and negative phases.

The PUOA, PUOB, PVOA, PVOB, PWOA, and PWOB pins are PWM output pins, the PCIO pin (when set to output) functions as a toggle output synchronized with the PWM waveform, and the PCIO pin (when set to input) functions as the counter clear signal input. The TCNT counter performs up- and down-count operations, whereas the TDCNT counters perform up-count operations.



15.4.1 Sample Setting Procedure

An example of the operating mode setting procedure is shown in figure 15.2.




Figure 15.2 Sample Operating Mode Setting Procedure

Count Operation: Set 2Td (Td: value set in TDDR) as the initial value of the TCNT counter when CST bit in TCNR is set to 0.

When the CST bit is set to 1, TCNT counts up to {value set in TPBR + 2Td}, and then starts counting down. When TCNT reaches 2Td, it starts counting up again, and continues in this way.


TCNT is constantly compared with TGRU, TGRV, and TGRW. In addition, it is compared with TGRUU, TGRVU, TGRWU, and TPDR when counting up, and with TGRUD, TGRVD, TGRWD, and 2Td when counting down.


TDCNT0 to TDCNT5 are read-only counters. It is not necessary to set their initial values.

TDCNT0, TDCNT2, and TDCNT4 start counting up at the falling edge of a positive phase compare match output when TCNT is counting down. When they become equal to TDDR they are cleared to 0 and halt.

TDCNT1, TDCNT3, and TDCNT5 start counting up at the falling edge of a negative phase compare match output when TCNT is counting up. When they match TDDR they are cleared to 0 and halt.

TDCNT0 to TDCNT5 are compared with TDDR only while a count operation is in progress. No count operation is performed when the TDDR value is 0.







Register Operation: In the operating modes, four buffer registers and ten compare registers are used.

The registers that are constantly compared with the TCNT counter are TGRU, TGRV, and TGRW. In addition, TGRUU, TGRVU, TGRWU, and TPDR are compared with TCNT when TCNT is counting up, and TGRUD, TGRVD, TGRWD are compared with TCNT when TCNT is counting down. The buffer register for TPDR is TPBR; the buffer register for TGRUU, TGRU, and TGRUD is TBRU; the buffer register for TGRVU, TGRV, and TGRVD is TBRV; and the buffer register for TGRWU, TGRW, and TGRWD is TBRW.

To change compare register data, the new data should be written to the corresponding buffer register. The buffer registers can be read and written to at all times. Data written to the buffer operation addresses for TPBR and TBRU to TBRW is transferred at the timing specified by bits MD1 and MD0 in the timer mode register (TMDR). Data written to the free operation addresses for TBRU to TBRW is transferred immediately.

After data transfer is completed, the relationship between the compare registers and buffer registers is as follows:

TGRU (TGRV, TGRW) value = TBRU (TBRV, TBRW) value + Td (Td: value set in TDDR) TGRUU (TGRVU, TGRWU) value = TBRU (TBRV, TBRW) value + 2Td TGRUD (TGRVD, TGRWD) value = TBRU (TBRV, TBRW) value TPDR value = TPBR value + 2Td

The values of TBRU to TBRW should always be set in the range H'0000 to H'FFFF – 2Td, and the value of TPBR should always be set in the range H'0000 to H'FFFF – 4Td.

Figure 15.4 shows examples of counter and register operations.




Figure 15.4 Examples of Counter and Register Operations

Initial Settings: In the operating modes, there are five registers that require initialization.

Make the following register settings before setting the operating mode with bits MD1 and MD0 in the timer mode register (TMDR).

Set the timer period buffer register (TPBR) to 1/2 the PWM carrier period, set dead time Td in the timer dead time data register (TDDR) (when outputting an ideal waveform, Td = H'0000), and set {TPBR value + 2Td} in the timer period data register (TPDR).

Set {PWM duty initial value - Td} in the free write operation addresses for TBRU to TBRW.

The values of TBRU to TBRW should always be set in the range H'0000 to H'FFFF – 2Td, and the value of TPBR should always be set in the range H'0000 to H'FFFF – 4Td.

PWM Output Active Level Setting: In the operating modes, the active level of PWM pulses is set with bits OLSN and OLSP in the timer mode register (TMDR).

The output level can be set for the three positive phases and the three negative phases of 6-phase output. The operating mode must be exited before setting or changing the output level.

Dead Time Setting: In the operating modes, PWM pulses are output with a non-overlap relationship between the positive and negative phases. This non-overlap time is known as the dead time. The non-overlap time is set in the timer dead time data register (TDDR). The dead time generation waveform is generated by comparing the value set in TDDR with the timer dead time counters (TDCNT) for each phase. The operating mode must be exited before changing the contents of TDDR.

PWM Period Setting: In the operating modes, 1/2 the PWM pulse period is set in the TPBR register. The TPBR value should always be set in the range H'0000 to H'FFFF – 4Td. The value set in TPBR is transferred to TPDR at the timing selected with bits MD1 and MD0 in the timer mode register (TMDR). After the transfer, the value in TPDR is {TPBR value + 2Td}.

The new PWM period is effective from the next period when data is updated at the TCNT counter crest, and from the same period when data is updated at the trough.

Register Updating: In the operating modes, buffer registers are used to update compare register data. Update data can be written to a buffer register at all times. The buffer register value is transferred to the compare register at the timing set by bits MD1 and MD0 in the timer mode register (TMDR) (except in the case of a write to the free operation address for TBRU to TBRW, in which case the value is transferred to the corresponding compare register immediately).

Initial Output in Operating Modes: The initial output in the operating modes is determined by the initial values of TBRU to TBRW.

Table 15.2 shows the relationship between the initial value of TBRU to TBRW and the initial output.

	Initial Output			
Initial Value of TBRU to TBRW	OLSP = 1, OLSN = 1	OLSP = 0, OLSN = 0		
TBR = H'0000	Positive phase: 1	Positive phase: 0		
	Negative phase: 0	Negative phase: 1		
$H'0000 < TBR \le Td$	Positive phase: 0	Positive phase: 1		
	Negative phase: 0	Negative phase: 1		
$Td < TBR \le H'FFFF - 2Td$	Positive phase: 0	Positive phase: 1		
	Negative phase: 1	Negative phase: 0		

Table 15.2 Initial Values of TBRU to TBRW and Initial Output

PWM Output Generation in Operating Modes: In the operating modes, a 3-phase PWM waveform is output with a non-overlap relationship between the positive and negative phases. This non-overlap time is called the dead time.

The PWM waveform is generated from an output generation waveform generated by ANDing the compare output waveform with the dead time generation waveform. Waveform generation for one phase (the U-phase) is shown here. The V-phase and W-phase waveforms are generated in the same way.

1. Compare Output Waveform

The compare output waveform is generated by comparing the values in the TCNT counter and the TGR registers.

For compare output waveform U phase A (CMOUA), 0 is output if TGRUU > TCNT in the T1 interval (when TCNT is counting up), and 1 is output if TGRUU \leq TCNT. In the T2 interval (when TCNT is counting down), 0 is output if TGRU > TCNT, and 1 is output if TGRU \leq TCNT.

For compare output waveform U phase B (CMOUB), 1 is output if TGRU > TCNT in the T1 interval, and 0 is output if TGRU \leq TCNT. In the T2 interval, 1 is output if TGRUD > TCNT, and 0 is output if TGRUD \leq TCNT.

2. Dead Time Generation Waveform

For dead time generation waveform U phases A (DTGUA) and B (DTGUB), 1 is output as the initial value.

TDCNT0 starts counting at the falling edge of CMOUA. DTGUA outputs 0 if TDCNT0 is counting, and 1 otherwise.

TDCNT1 starts counting at the falling edge of CMOUB. DTGUB outputs 0 if TDCNT1 is counting, and 1 otherwise.

3. Output Generation Waveform

Output generation waveform U phase A (OGUA) is generated by ANDing CMOUA and DTGUB, and output generation waveform U phase B (OGUB) is generated by ANDing CMOUB and DTGUA.

4. PWM Waveform

The PWM waveform is generated by converting the output generation waveform to the output level set in bits OLSN and OLSP in the timer mode register (TMDR).

Figure 15.5 shows an example of PWM waveform generation (operating mode 3, OLSN = 1, OLSP = 1).




Figure 15.5 Example of PWM Waveform Generation

0% to 100% Duty Cycle Output: In the operating modes, PWM waveforms with any duty cycle from 0% to 100% can be output. The output PWM duty cycle is set using the buffer registers (TBRU to TBRW).

100% duty cycle output is performed when the buffer register (TBRU to TBRW) value is set to H'0000. The waveform in this case has positive phase in the 100% on state. 0% duty cycle output is performed when a value greater than the TPDR value is set as the buffer register (TBRU to TBRW) value. The waveform in this case has positive phase in the 100% off state.

External Counter Clear Function: In the operating modes, the TCNT counter can be cleared from an external source. When using the counter clearing function, port A I/O register L (PAIORL) should be used to set the PCIO pin as an input.

On the falling edge of PCIO pin (when set to input), the TCNT counter is reset to 2Td (the initial setting). It then counts up until it reaches the value in TPDR, then starts counting down. When the count returns to 2Td, TCNT starts counting up again, and this sequence is repeated. Figure 15.6 shows the example for counter clearing.




Figure 15.6 Example of TCNT Counter Clearing

Toggle Output Synchronized with PWM Cycle: In the operating modes, output can be toggled synchronously with the PWM carrier cycle. When outputting the PWM cycle, the pin function controller (PFC) should be used to set the PCIO pin as an output(when set to output). An example of the toggle output waveform is shown in figure 15.7.

PWM cycle output is toggled according to the TCNT count direction. The toggle output pin is PCIO (when set to output). PCIO outputs 1 when TCNT is counting up, and 0 when counting down.






Figure 15.7 Example of Toggle Output Waveform Synchronized with PWM Cycle

Settings for A/D Start-Conversion Requests: Requests to start A/D conversion can be set up to be issued when TCNT matches TPDR or 2Td. When the start requests are set up for issue when TCNT matches TPDR, A/D conversion will start at the center of the PWM pulse (the peak value of the TCNT counter). When the start requests are set up for issue when TCNT matches 2Td, A/D conversion will start on the edge of the PWM pulse (the minimum value of the TCNT counter). Requests to start A/D conversion is enabled by setting the bit TTGE in the timer control register (TCNR) to 1.

Table 15.3 shows the relationship between A/D conversion start timing and operating mode.

Operating mode	A/D conversion start timing
Operating mode 1 (transfer at peak)	A/D conversion start at bottom
Operating mode 2 (transfer at bottom)	A/D conversion start at peak
Operating mode 3 (transfer at peak and valley)	A/D conversion start at peak and bottom

Table 15.3	Relationship	between A	/D Conversi	ion Start T	'iming and (Operating Mode
-------------------	--------------	-----------	-------------	-------------	--------------	----------------

15.4.2 Output Protection Functions

Operating mode output has the following protection functions:

• Halting MMT output by external signal

The 6-phase PWM output pins can be placed in the high-impedance state automatically by inputting a specified external signal. There are three external signal input pins. For details, see section 15.8, Port Output Enable (POE).

• Halting MMT output when oscillation stops

The 6-phase PWM output pins are placed in the high-impedance state automatically when stoppage of the clock input is detected. However, pin states are not guaranteed when the clock is restarted.

15.5 Interrupts

When the TGFM (TGFN) flag is set to 1 in the timer status register (TSR) by a compare match between TCNT and the TPDR register (2Td), and if the TGIEM (TGIEN) bit setting in the timer control register (TCNR) is 1, an interrupt is requested. The interrupt request is cleared by clearing the TGF flag to 0.

Table 15.4	MMT Interrupt Sources
-------------------	------------------------------

Name	Interrupt Source	Interrupt Flag	DTC Activation
TGIMN	Compare match between TCNT and TPDR	TGFM	Yes
TGINN	Compare match between TCNT and 2Td	TGFN	Yes

The on-chip DTC can be activated by a compare match between TCNT and TPDR or between TCNT and 2Td.

The on-chip A/D converter can be activated when TCNT matches TPDR or 2Td. When the TGF flag in the timer status register (TSR) is set to 1 as a result of either match corresponding, a request to start A/D conversion is sent to the A/D converter. If the start-conversion trigger of the MMT is selected in the A/D converter at that time, A/D conversion starts up.



15.6 Operation Timing

15.6.1 Input/Output Timing

TCNT and TDCNT Count Timing: Figure 15.8 shows the TCNT and TDCNT count timing.




Figure 15.8 Count Timing

TCNT Counter Clearing Timing: Figure 15.9 shows the timing of TCNT counter clearing by an external signal.




Figure 15.9 TCNT Counter Clearing Timing

TDCNT Operation Timing: Figure 15.10 shows the TDCNT operation timing.




Figure 15.10 TDCNT Operation Timing



Buffer Operation Timing: Figure 15.11 shows the compare match buffer operation timing.

Ρφ			
Compare match signal			
TCNT	<u>N - 1</u> N	$\sqrt{N-1}$ $(N-1)$ $(N-$	2Td + 1 2Td + 2
TPDR	M0 + 2Td	M1 + 2Td	M2 + 2Td
TPBR	M0 M1	Χ	M2
TDDR		Td	
TGRUU, TGRVU, TGRWU	L0 + 2Td	L1 + 2Td	L2 + 2Td
TGRU, TGRV, TGRW	L0 + Td	L1 + Td	L2 + Td
TGRUD, TGRVD, TGRWD	L0	L1	L2
TBRU, TBRV, TBRW	L0 L1	X	L2

Figure 15.11 Buffer Operation Timing

15.6.2 Interrupt Signal Timing

Timing of TGF Flag Setting by Compare Match: Figure 15.12 shows the timing of setting of the TGF flag in the timer status register (TSR) on a compare match between TCNT and TPDR, and the timing of the TGI interrupt request signal. The timing is the same for a compare match between TCNT and 2Td.

Ρφ	
TCNT	$\underbrace{N-3}_{N-2}\underbrace{N-1}_{N-1}\underbrace{N}_{N+1}\underbrace{N+2}_{N+3}\underbrace{N+4}_{N+4}\underbrace{N+4}_{N+2}\underbrace{N+3}_{N+4}\underbrace{N+4}_{N+2}\underbrace{N+3}_{N+4}\underbrace{N+4}_{N+2}\underbrace{N+3}_{N+4}\underbrace{N+4}_{N+2}\underbrace{N+3}_{N+4}\underbrace{N+4}_{N+2}\underbrace{N+3}_{N+4}\underbrace{N+4}_{N+2}\underbrace{N+3}_{N+4}\underbrace{N+4}_{N+2}\underbrace{N+4}\underbrace{N+4}_{N+2}\underbrace{N+4}\underbrace{N+4}_{N+2}\underbrace{N+4}\underbrace{N+4}_{N+2}\underbrace{N+4}$
TPDR	Ν
Compare match signal	
TGF flag	
TGI interrupt	

Figure 15.12 TGI Interrupt Timing



Status Flag Clearing Timing: A status flag is cleared when the CPU reads 1 from the flag, then 0 is written to it. When the DTC controller is activated, the flag is cleared automatically. Figure 15.13 shows the timing of status flag clearing by the CPU, and figure 15.14 shows the timing of status flag clearing by the DTC.




Figure 15.13 Timing of Status Flag Clearing by CPU




Figure 15.14 Timing of Status Flag Clearing by DTC Controller

15.7 Usage Notes

15.7.1 Module Standby Mode Setting

MMT operation can be disabled or enabled using the module standby control register. The initial setting is for MMT operation to be halted. Register access is enabled by clearing module standby mode. For details, refer to section 21, Power-Down Modes.

15.7.2 Notes for MMT Operation

Note that the kinds of operation and contention described below occur during MMT operation.

Contention between Buffer Register Write and Compare Match: If a compare match occurs in the T2 state of a buffer register (TBRU to TBRW, or TPBR) write cycle, data is transferred from the buffer register to the compare register (TGR or TPDR) by a buffer operation. The data transferred is the buffer register write data.

Figure 15.15 shows the timing in this case.




Figure 15.15 Contention between Buffer Register Write and Compare Match

Contention between Compare Register Write and Compare Match: If a compare match occurs in the T2 state of a compare register (TGR or TPDR) write cycle, the compare register write is not performed, and data is transferred from the buffer register (TBRU, TBRV, TBRW, or TPBR) to the compare register by a buffer operation.

Figure 15.16 shows the timing in this case.





Figure 15.16 Contention between Compare Register Write and Compare Match

Pay Attention to the Notices Below, When a Value is Written into the Timer General Register U (TGRU), Timer General Register V (TGRV), Timer General Register W (TGRW), and in Case of Written into Free Operation Address (*):

- In case of counting up: Do not write a value {Previous value of TGRU + Td} into TGRU.
- In case of counting down: Do not write a value {Previous value of TGRU Td} into TGRU.

In the same manner to TGRV and TGRW. When a value {Previous value of TGRU + Td} is written (in case of counting down {Previous value of TGRU - Td}), the output of PUOA/PUOB, PVOA/PVOB, PWOA/PWOB (corresponding to U, V, W phase) may not be output for 1 cycle. Figure 15.17 shows the error case. When writing into the buffer operation address, these notes are not relevant.

Note: * When addresses, H'FFFF8A1C, H'FFFF8A2C, H'FFFF8A3C are used as register address for TBRU, TBRV, TBRW, respectively.





Writing Operation into Timer Period Data Register (TPDR) and Timer Dead Time Data Register (TDDR) When MMT is Operating:

- Do not revise TPDR register when MMT is operating. Always use a buffer-write operation through TPBR register.
- Do not revise TDDR register once an operation of MMT is invoked. When TDDR is revised, a wave may not be output for as much as 1 cycle (full count period of 16 bits in TDCNT), because a value cannot be written into TDCNT, which is compared to a value set in TDDR.

Notes on Halting TCNT Counter Operation: If TCNT counter operation is halted, a PCM waveform may be output with dead time (non-overlap time) shorter than the value set in the timer dead time register (MMT_TDDR) or no dead time at all (value of 0). To prevent this, use one of the following methods.

- (a) Set the CST bit in the timer control register (TCNR) to 1 and do not clear it to 0 after MMT counter operation starts. If the CST bit is cleared to 0, do not set it to 1 again.
- (b) When setting, clearing, and then resetting the CST bit, use the following procedure for clearing and then resetting.
 - (1) Use the pin function controller (PFC) to set the PWM output pin as a general input port.
 - (2) Set the free operation addresses for all the buffer registers (TBRU, TBRV, and TBRW) to H'0000.
 - (3) After the specified dead time duration has elapsed, set TCNR to H'00 and clear the CST bit to 0.
 - (4) Once again, set the CST bit to 1.
- (c) When setting, clearing, and then resetting the CST bit, use the following procedure for clearing and then resetting.
 - (1) Clear the CST bit in TCNR to 0 to halt counter operation.
 - (2) Use the pin function controller to set the PWM output pin as a general input port.
 - (3) Clear the MSTP14 bit in module standby control register 2 (MSTCR2) to 0 to transition to module standby mode, and initialize the internal status of MMT.
 - (4) Immediately set the MSTP14 bit to 1 to transition back from module standby mode. Reinitialize MMT and the pin.
 - (5) Set the CST bit in TCNR to 1 to restart counter operation.

15.8 Port Output Enable (POE)

The port output enable (POE) circuit enables the MMT's output pins (POUA, POUB, POVA, POVB, POWA, and POWB) to be placed in the high-impedance state by varying the input to pins POE4 to POE6. An interrupt can also be requested at the same time.

In addition, the MMT's output pins will also enter the high-impedance state in standby mode or when the oscillator halts.

15.8.1 Features

The POE circuit has the following features:

- Falling edge, Pφ/8 × 16 times, Pφ/16 × 16 times, or Pφ/128 × 16 times low-level sampling can be set for each of input pins POE4 to POE6.
- The MMT's output pins can be placed in the high-impedance state at the falling edge or low-level sampling of pins POE4 to POE6.
- An interrupt can be generated by input level sampling.




Figure 15.18 Block Diagram of POE

15.8.2 Input/Output Pins

Table15.5 shows the pin configuration of the POE circuit.

Table 15.5Pin Configuration

Name	Abbreviation	I/O	Function
Port output enable input pins	POE4 to POE6	Input	Input request signals for placing MMT's output pins in high-impedance state

15.8.3 Register Description

The POE circuit has the following register.

• Input level control/status register (ICSR2)

Input Level Control/Status Register (ICSR2): The input level control/status register (ICSR2) is a 16-bit readable/writable register that selects the input mode for pins $\overline{POE4}$ to $\overline{POE6}$, controls enabling or disabling of interrupts, and holds status information.

Bit	Bit Name	Initial Value	R/W	Description
15	_	0	R	Reserved
				This bit is always read as 0 and should only be written with 0.
14	POE6F	0	R/(W)*	POE6 Flag
				Indicates that a high impedance request has been input to the POE6 pin.
				[Clearing condition]
				• When 0 is written to POE6F after reading POE6F = 1
				[Setting condition]
				• When the input set by bits 4 and 5 of ICSR2 occurs at the POE6 pin

Bit	Bit Name	Initial Value	R/W	Description
13	POE5F	0	R/(W)*	POE5 Flag
				Indicates that a high impedance request has been input to the $\overline{\text{POE5}}$ pin.
				[Clearing condition]
				• When 0 is written to POE5F after reading POE5F = 1
				[Setting condition]
				• When the input set by bits 2 and 3 of ICSR2 occurs at the POE5 pin
12	POE4F	0	R/(W)*	POE4 Flag
				Indicates that a high impedance request has been input to the $\overline{\text{POE4}}$ pin.
				[Clearing condition]
				• When 0 is written to POE4F after reading POE4F = 1
				[Setting condition]
				• When the input set by bits 0 and 1 of ICSR2 occurs at the POE4 pin
11 to 9		All 0	R	Reserved
				These bits are always read as 0 and should only be written with 0.
8	PIE	0	R/W	Port Interrupt Enable
				Enables or disables an interrupt request when 1 is set in any of bits POE4F to POE6F in ICSR2.
				0: Interrupt request disabled
				1: Interrupt request enabled
7, 6	_	All 0	R	Reserved
				These bits are always read as 0 and should only be written with 0.

Bit	Bit Name	Initial Value	R/W	Description
5	POE6M1	0	R/W	POE6 Mode 1 and 0
4	POE6M0	0	R/W	These bits select the input mode of the $\overline{POE6}$ pin.
				00: Request accepted at falling edge of POE6 input
				01: POE6 input is sampled for low level 16 times every P
				 POE6 input is sampled for low level 16 times every Pφ/16 clock, and request is accepted when all samples are low level
				 POE6 input is sampled for low level 16 times every P P
3	POE5M1	0	R/W	POE5 Mode 1 and 0
2	POE5M0	0	R/W	These bits select the input mode of the $\overline{POE5}$ pin.
				00: Request accepted at falling edge of POE5 input
				01: POE5 input is sampled for low level 16 times every P
				 POE5 input is sampled for low level 16 times every Pφ/16 clock, and request is accepted when all samples are low level
				 POE5 input is sampled for low level 16 times every P P
1	POE4M1	0	R/W	POE4 Mode 1 and 0
0	POE4M0	0	R/W	These bits select the input mode of the $\overline{POE4}$ pin.
				00: Request accepted at falling edge of POE4 input
				01: POE4 input is sampled for low level 16 times every P
				 POE4 input is sampled for low level 16 times every P P
				11: POE4 input is sampled for low level 16 times every P\u00f5/128 clock, and request is accepted when all samples are low level

Note: * Only 0 can be written to clear the flag.

15.8.4 Operation

Input Level Detection: When the input condition set in ICSR2 occurs on any one of the \overline{POE} pins, the MMT output pins go to the high-impedance state.

- Pins placed in the high-impedance state (the MMT's output pins) The six pins PWOB, PWOA, PVOB, PVOA, PUOB, PUOA in the motor management timer (MMT) are placed in the high-impedance state.
- Note: These pins are in the high-impedance state only when each pin is used as the general input/output function or MMT output pin.
- 1. Falling edge detection

When a transition from high- to low-level input occurs on a $\overline{\text{POE}}$ pin

2. Low level detection

Figure 15.19 shows the low level detection operation. Low level sampling is performed 16 times in succession using the sampling clock set in ICSR2. The input is not accepted if a high level is detected even once among these samples.

The timing of entry of the MMT's output pins into the high-impedance state from the sampling clock is the same for falling edge detection and low level detection.




Figure 15.19 Low Level Detection Operation

Exiting High-Impedance State: The MMT output pins that have entered the high-impedance state by the input level detection are released from this state by restoring them to their initial states by means of a power-on reset, or by clearing all the POE flags in ICSR2 (POE4F to POE6F: bits 12 to 14).

15.8.5 Usage Note

- 1. To set the POE pin as a level-detective pin, a high level signal must be firstly input to the POE pin.
- 2. To clear bits POE4F, POE5F, and POE6F to 0, read the ICSR2 register. Clear bits, which are read as 1, to 0, and write 1 to the other bits in the register.



Section 16 Pin Function Controller (PFC)

The pin function controller (PFC) is composed of those registers that are used to select the functions of multiplexed pins and assign pins to be inputs or outputs. Tables 16.1 to 16.5 list the multiplexed pins of SH7046 Group devices.

Tables 16.6 list the pin functions in each operating mode.

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)	Function 7 (Related Module)	Function 8 (Related Module)
A	PA0 I/O (port)	_	_	_	_	POE0 input (port)	RXD2 input (SCI)	_
	PA1 I/O (port)		—	—	_	POE1 input (port)	TXD2 output (SCI)	
	PA2 I/O (port)	_	_	IRQ0 input (INTC)	_	PCIO I/O (MMT)	SCK2 I/O (SCI)	_
	PA3 I/O (port)		—	—	_	POE4 input (port)	RXD3 input (SCI)	
	PA4 I/O (port)	_	—	—	_	POE5 input (port)	TXD3 output (SCI)	—
	PA5 I/O (port)		—	IRQ1 input (INTC)	—	POE6 input (port)	SCK3 I/O (SCI)	—
	PA6 I/O (port)	TCLKA input (MTU)	_	_	_	RXD2 input (SCI)	_	
	PA7 I/O (port)	TCLKB input (MTU)	_	_	_	TXD2 output (SCI)	—	
	PA8 I/O (port)	TCLKC input (MTU)	IRQ2 input (INTC)	_	_	RXD3 input (SCI)	_	
	PA9 I/O (port)	TCLKD input (MTU)	IRQ3 input (INTC)	—	_	TXD3 output (SCI)	_	
	PA10 I/O (port)	_	_	_	_	SCK2 I/O (SCI)	_	
	PA11 I/O (port)	_	ADTRG input (A/D)	_	_	SCK3 I/O (SCI)	_	_
	PA12 I/O (port)	_	UBCTRG output (UBC)*	_	_	_	_	_
	PA13 I/O (port)	_	POE4 input (port)	_	_	_	_	_
	PA14 I/O (port)	_	POE5 input (port)	_	_	_	—	_
	PA15 I/O (port) * F-ZTAT o	_	POE6 input (port)		_	_	_	_

Table 16.1 Multiplexed Pins (Port A)

Note: * F-ZTAT only

Table 16.2	Multiplexed Pins (Port B)
-------------------	---------------------------

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)
В	PB2 I/O (port)	IRQ0 input (INTC)	POE0 input (port)	—
	PB3 I/O (port)	IRQ1 input (INTC)	POE1 input (port)	_
	PB4 I/O (port)	IRQ2 input (INTC)	POE2 input (port)	_
	PB5 I/O (port)	IRQ3 input (INTC)	POE3 input (port)	_

Table 16.3 Multiplexed Pins (Port E)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)
E	PE0 I/O (port)	TIOC0A I/O (MTU)	_	
	PE1 I/O (port)	TIOC0B I/O (MTU)	_	
	PE2 I/O (port)	TIOC0C I/O (MTU)	_	_
	PE3 I/O (port)	TIOC0D I/O (MTU)	_	—
	PE4 I/O (port)	TIOC1A I/O (MTU)	RXD3 input (SCI)	_
	PE5 I/O (port)	TIOC1B I/O (MTU)	TXD3 output (SCI)	
	PE6 I/O (port)	TIOC2A I/O (MTU)	SCK3 I/O (SCI)	—
	PE7 I/O (port)	TIOC2B I/O (MTU)	RXD2 input (SCI)	—
	PE8 I/O (port)	TIOC3A I/O (MTU)	SCK2 I/O (SCI)	
	PE9 I/O (port)	TIOC3B I/O (MTU)	_	
	PE10 I/O (port)	TIOC3C I/O (MTU)	TXD2 output (SCI)	—
	PE11 I/O (port)	TIOC3D I/O (MTU)	_	—
	PE12 I/O (port)	TIOC4A I/O (MTU)	_	
	PE13 I/O (port)	TIOC4B I/O (MTU)	MRES input (INTC)	
	PE14 I/O (port)	TIOC4C I/O (MTU)	_	—
	PE15 I/O (port)	TIOC4D I/O (MTU)	_	IRQOUT output (INTC)
	PE16 I/O (port)	PUOA output (MMT)	UBCTRG output (UBC)*	_
	PE17 I/O (port)	PVOA output (MMT)	_	_
	PE18 I/O (port)	PWOA output (MMT)	_	_
	PE19 I/O (port)	PUOB output (MMT)	_	_
	PE20 I/O (port)	PVOB output (MMT)	_	
	PE21 I/O (port)	PWOB output (MMT)	_	_
Note:	* F-ZTAT only			

F-ZIAI only note:

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)
F	PF8 input (port)	AN8 input (A/D-0)	—	—
	PF9 input (port)	AN9 input (A/D-0)	—	_
	PF10 input (port)	AN10 input (A/D-0)	—	_
	PF11 input (port)	AN11 input (A/D-0)	—	_
	PF12 input (port)	AN12 input (A/D-1)	—	_
	PF13 input (port)	AN13 input (A/D-1)	—	_
	PF14 input (port)	AN14 input (A/D-1)	—	_
	PF15 input (port)	AN15 input (A/D-1)	—	_

Table 16.4Multiplexed Pins (Port F)

Table 16.5 Multiplexed Pins (Port G)

Port	Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)
G	PG0 input (port)	AN16 input (A/D-2)	—	_
	PG1 input (port)	AN17 input (A/D-2)		_
	PG2 input (port)	AN18 input (A/D-2)		_
	PG3 input (port)	AN19 input (A/D-2)		

Table 16.6	Pin Functions in	Each Mode
-------------------	------------------	-----------

	Pin Name		
		Single Chip Mode	
Pin No.	Initial Function	PFC Selected Function Possibilities	
11, 43, 66	Vcc	Vcc	
9, 24, 41, 64	Vss	Vss	
22, 62	VCL	VCL	
27, 38	AVcc	AVcc	
25, 40	AVss	AVss	
1	PE2	PE2/TIOC0C	
2	PE3	PE3/TIOC0D	
3	PE4	PE4/TIOC1A/RXD3	
4	PE5	PE5/TIOC1B/TXD3	
5	PE6	PE6/TIOC2A/SCK3	
6	PE7	PE7/TIOC2B/RXD2	
7	PE8	PE8/TIOC3A/SCK2	
8	PE9	PE9/TIOC3B	
10	PE10	PE10/TIOC3C/TXD2	
12	PE11	PE11/TIOC3D	
13	PE12	PE12/TIOC4A	
14	PE13	PE13/TIOC4B/MRES	
15	PE14	PE14/TIOC4C	
16	PE15	PE15/TIOC4D/IRQOUT	
17	PE16	PE16/PUOA/UBCTRG*	
18	PE17	PE17/PVOA	
19	PE18	PE18/PWOA	
20	PE19	PE19/PUOB	
21	PE20	PE20/PVOB	
23	PE21	PE21/PWOB	
26	PF15/AN15	PF15/AN15	
28	PF14/AN14	PF14/AN14	
29	PF13/AN13	PF13/AN13	
30	PF12/AN12	PF12/AN12	
31	PG3/AN19	PG3/AN19	
32	PG2/AN18	PG2/AN18	

	Pin Name							
	Single Chip Mode							
Pin No.	Initial Function	PFC Selected Function Possibilities						
33	PG1/AN17	PG1/AN17						
34	PG0/AN16	PG0/AN16						
35	PF11/AN11	PF11/AN11						
36	PF10/AN10	PF10/AN10						
37	PF9/AN9	PF9/AN9						
39	PF8/AN8	PF8/AN8						
42	PB5	PB5/IRQ3/POE3						
44	PB4	PB4/IRQ2/POE2						
45	PB3	PB3/IRQ1/POE1						
46	PB2	PB2/IRQ0/POE0						
47	PA15	PA15/POE6						
48	PA14	PA14/POE5						
49	PA13	PA13/POE4						
50	PA12	PA12/UBCTRG*						
51	PA11	PA11/ADTRG/SCK3						
52	PA10	PA10/SCK2						
53	PA9	PA9/TCLKD/IRQ3/TXD3						
54	PA8	PA8/TCLKC/IRQ2/RXD3						
55	PA7	PA7/TCLKB/TXD2						
56	PA6	PA6/TCLKA/RXD2						
57	PA5	PA5/IRQ1/POE6/SCK3						
58	PA4	PA4/POE5/TXD3						
59	PA3	PA3/POE4/RXD3						
60	PA2	PA2/IRQ0/PCIO/SCK2						
61	PA1	PA1/POE1/TXD2						
63	PA0	PA0/POE0/RXD2						
65	FWP	FWP						
67	RES	RES						
68	NMI	NMI						
69	MD3	MD3						
70	MD2	MD2						
71	MD1	MD1						

Section 16 Pin Function Controller (PFC)

Pin Name							
Single Chip Mode							
Initial Function	PFC Selected Function Possibilities						
MD0	MD0						
EXTAL	EXTAL						
XTAL	XTAL						
PLLVCL	PLLVCL						
PLLCAP	PLLCAP						
PLLVss	PLLVss						
WDTOVF	WDTOVF						
PE0	PE0/TIOC0A						
PE1	PE1/TIOC0B						
	MD0 EXTAL XTAL PLLVCL PLLCAP PLLVss WDTOVF PE0	Single Chip ModeInitial FunctionPFC Selected Function PossibilitiesMD0MD0EXTALEXTALXTALEXTALVTALYTALPLLVCLPLLVCLPLLCAPPLLCAPPLLVssPLLVssWDTOVFWDTOVFPE0PE0/TIOCOA					

Note: * F-ZTAT only.

In single chip mode, do not set functions other than those that can be set by PFC listed in this table.

16.1 Register Descriptions

The registers listed below make up the pin function controller (PFC). For details on the addresses of the registers and their states during each process, see appendix A, Internal I/O Register.

- Port A I/O register L (PAIORL)
- Port A control register L3 (PACRL3)
- Port A control register L2 (PACRL2)
- Port A control register L1 (PACRL1)
- Port B I/O register (PBIOR)
- Port B control register 1 (PBCR1)
- Port B control register 2 (PBCR2)
- Port E I/O register H (PEIORH)
- Port E I/O register L (PEIORL)
- Port E control register H (PECRH)
- Port E control register L1 (PECRL1)
- Port E control register L2 (PECRL2)



16.1.1 Port A I/O Register L (PAIORL)

The port A I/O register L (PAIORL) is a 16-bit readable/writable register that is used to set the pins on port A as inputs or outputs. Bits PA15IOR to PA0IOR correspond to pins PA15 to PA0 (names of multiplexed pins are here given as port names and pin numbers alone). PAIORL is enabled when the port A pins are functioning as general-purpose inputs/outputs (PA15 to PA0), SCK2 and SCK3 pins are functioning as inputs/outputs of SCI, and PCIO pins are functioning as an input/output of MMT. In other states, PAIORL is disabled.

A given pin on port A will be an output pin if the corresponding bit in PAIORL is set to 1, and an input pin if the bit is cleared to 0.

The initial value of PAIORL is H'0000.

16.1.2 Port A Control Registers L3 to L1 (PACRL3 to PACRL1)

The port A control registers L3 to L1 (PACRL3 to PACRL1) are 16-bit readable/writable registers that are used to select the functions of the multiplexed pins on port A.

Register	Bit	Bit Name	Initial Value	R/W	Description	
PACRL3	15	PA15MD2	0	R/W	PA15 Mode	
PACRL1	15	PA15MD1	0	R/W	Select the function of the	PA15/POE6 pin.
PACRL1	14	PA15MD0	0	R/W	000: PA15 I/O (port)	011: Setting prohibited
					001: Setting prohibited	1xx: Setting prohibited
					010: POE6 input (port)	
PACRL3	14	PA14MD2	0	R/W	PA14 Mode	
PACRL1	13	PA14MD1	0	R/W	Select the function of the	PA14/POE5 pin.
PACRL1	12	PA14MD0	0	R/W	000: PA14 I/O (port)	011: Setting prohibited
					001: Setting prohibited	1xx: Setting prohibited
					010: POE5 input (port)	
PACRL3	13	PA13MD2	0	R/W	PA13 Mode	
PACRL1	11	PA13MD1	0	R/W	Select the function of the	PA13/POE4 pin.
PACRL1	10	PA13MD0	0	R/W	000: PA13 I/O (port)	011: Setting prohibited
					001: Setting prohibited	1xx: Setting prohibited
					010: POE4 input (port)	

Port A Control Registers L3 to L1 (PACRL3 to PACRL1)

Renesas

Register	Bit	Bit Name	Initial Value	R/W	Description	
PACRL3	12	PA12MD2	0	R/W	PA12 Mode	
PACRL1	9	PA12MD1	0	R/W	Select the function of the	PA12/UBCTRG pin.
PACRL1	8	PA12MD0	0	R/W	000: PA12 I/O (port)	011: Setting prohibited
					001: Setting prohibited	1xx: Setting prohibited
					010: UBCTRG output (UB	BC)*
PACRL3	11	PA11MD2	0	R/W	PA11 Mode	
PACRL1	7	PA11MD1	0	R/W	Select the function of the	PA11/ADTRG/SCK3 pin.
PACRL1	6	PA11MD0	0	R/W	000: PA11 I/O (port)	100: Setting prohibited
					001: Setting prohibited	101: SCK3 I/O (SCI)
					010: ADTRG input (A/D)	110: Setting prohibited
					011: Setting prohibited	111: Setting prohibited
PACRL3	10	PA10MD2	0	R/W	PA10 Mode	
PACRL1	5	PA10MD1	0	R/W	Select the function of the	PA10/SCK2 pin.
PACRL1	4	PA10MD0	0	R/W	000: PA10 I/O (port)	100: Setting prohibited
					001: Setting prohibited	101: SCK2 I/O (SCI)
					010: Setting prohibited	110: Setting prohibited
					011: Setting prohibited	111: Setting prohibited
PACRL3	9	PA9MD2	0	R/W	PA9 Mode	
PACRL1	3	PA9MD1	0	R/W	Select the function of the	PA9/TCLKD/IRQ3/TXD3
PACRL1	2	PA9MD0	0	R/W	pin.	
					000: PA9 I/O (port)	100: Setting prohibited
					001: TCLKD input (MTU)	101: TXD3 output (SCI)
					010: IRQ3 input (INTC)	110: Setting prohibited
					011: Setting prohibited	111: Setting prohibited
PACRL3	8	PA8MD2	0	R/W	PA8 Mode	
PACRL1	1	PA8MD1	0	R/W	Select the function of the	PA8/TCLKC/IRQ2/RXD3
PACRL1	0	PA8MD0	0	R/W	pin. 000: PA8 I/O (port)	100: Setting prohibited
					001: TCLKC input (MTU)	101: RXD3 input (SCI)
					010: IRQ2 input (INTC)	110: Setting prohibited
					011: Setting prohibited	111: Setting prohibited

Section 16 Pin Function Controller (PFC)

Register	Bit	Bit Name	Initial Value	R/W	Description	
PACRL3	7	PA7MD2	0	R/W	PA7 Mode	
PACRL2	15	PA7MD1	0	R/W	Select the function of the	PA7/TCLKB/TXD2 pin.
PACRL2	14	PA7MD0	0	R/W	000: PA7 I/O (port)	100: Setting prohibited
					001: TCLKB input (MTU)	101: TXD2 output (SCI)
					010: Setting prohibited	110: Setting prohibited
					011: Setting prohibited	111: Setting prohibited
PACRL3	6	PA6MD2	0	R/W	PA6 Mode	
PACRL2	13	PA6MD1	0	R/W	Select the function of the	PA6/TCLKA/RXD2 pin.
PACRL2	12	PA6MD0	0	R/W	000: PA6 I/O (port)	100: Setting prohibited
					001: TCLKA input (MTU)	101: RXD2 input (SCI)
					010: Setting prohibited	110: Setting prohibited
					011: Setting prohibited	111: Setting prohibited
PACRL3	5	PA5MD2	0	R/W	PA5 Mode	
PACRL2	11	PA5MD1	0	R/W	Select the function of the PA5/IRQ1/POE6/SCK3	
PACRL2	10	PA5MD0	0	R/W	pin.	
					000: PA5 I/O (port)	100: Setting prohibited
					001: Setting prohibited	101: POE6 input (port)
					010: Setting prohibited	110: SCK3 I/O (SCI)
					011: IRQ1 input (INTC)	111: Setting prohibited
PACRL3	4	PA4MD2	0	R/W	PA4 Mode	
PACRL2	9	PA4MD1	0	R/W	Select the function of the	PA4/POE5/TXD3 pin.
PACRL2	8	PA4MD0	0	R/W	000: PA4 I/O (port)	100: Setting prohibited
					001: Setting prohibited	101: POE5 input (port)
					010: Setting prohibited	110: TXD3 output (SCI)
					011: Setting prohibited	111: Setting prohibited
PACRL3	3	PA3MD2	0	R/W	PA3 Mode	
PACRL2	7	PA3MD1	0	R/W	Select the function of the	PA3/POE4/RXD3 pin.
PACRL2	6	PA3MD0	0	R/W	000: PA3 I/O (port)	100: Setting prohibited
					001: Setting prohibited	101: POE4 input (port)
					010: Setting prohibited	110: RXD3 input (SCI)
					011: Setting prohibited	111: Setting prohibited

Register	Bit	Bit Name	Initial Value	R/W	Description	
PACRL3	2	PA2MD2	0	R/W	PA2 Mode	
PACRL2	5	PA2MD1	0	R/W	Select the function of the	PA2/IRQ0/PCIO/SCK2
PACRL2	4	PA2MD0	0	R/W	pin.	
					000: PA2 I/O (port)	100: Setting prohibited
					001: Setting prohibited	101: PCIO I/O (MMT)
					010: Setting prohibited	110: SCK2 I/O (SCI)
					011: IRQ0 input (INTC)	111: Setting prohibited
PACRL3	1	PA1MD2	0	R/W	PA1 Mode	
PACRL2	3	PA1MD1	0	R/W	Select the function of the PA1/POE1/TXD2 pin.	
PACRL2	2	PA1MD0	0	R/W	000: PA1 I/O (port)	100: Setting prohibited
					001: Setting prohibited	101: POE1 input (port)
					010: Setting prohibited	110: TXD2 output (SCI)
					011: Setting prohibited	111: Setting prohibited
PACRL3	0	PA0MD2	0	R/W	PA0 Mode	
PACRL2	1	PA0MD1	0	R/W	Select the function of the	PA0/POE0/RXD2 pin.
PACRL2	0	PA0MD0	0	R/W	000: PA0 I/O (port)	100: Setting prohibited
					001: Setting prohibited	101: POE0 input (port)
					010: Setting prohibited	110: RXD2 input (SCI)
					011: Setting prohibited	111: Setting prohibited

Section 16 Pin Function Controller (PFC)

Notes: x: Don't care

* F-ZTAT only. Setting prohibited for the mask version.

16.1.3 Port B I/O Register (PBIOR)

The port B I/O register (PBIOR) is a 16-bit readable/writable register that is used to set the pins on port B as inputs or outputs. Bits PB5IOR to PB2IOR correspond to pins PB5 to PB2 (names of multiplexed pins are here given as port names and pin numbers alone). PBIOR is enabled when port B pins are functioning as general-purpose inputs/outputs (PB5 to PB2). In other states, PBIOR is disabled.

A given pin on port B will be an output pin if the corresponding bit in PBIOR is set to 1, and an input pin if the bit is cleared to 0.

Bits 15 to 6, bit 1, and bit 0 are reserved. These bits are always read as 0 and should only be written with 0.

The initial vale of PBIOR is H'0000.

16.1.4 Port B Control Registers 1 and 2 (PBCR1 and PBCR2)

The port B control registers 1 and 2 (PBCR1 and PBCR2) are 16-bit readable/writable registers that are used to select the multiplexed pin function of the pins on port B.

Note that the bit 9 of PBCR1 and bits 3 to 0 of PBCR2 are disabled.

Register	Bit	Bit Name	Initial Value	R/W	Description
PBCR1	15, 14	_	All 0	R	Reserved
PBCR1	8 to 0	_	All 0	R	These bits are always read as 0 and should
PBCR1	9	_	0	R	only be written with 0.
PBCR2	15 to 12	_	All 0	R	
PBCR2	3 to 0	_	All 0	R	
PBCR1	13	PB5MD2	0	R/W	PB5 Mode
PBCR2	11	PB5MD1	0	R/W	Select the function of the PB5/IRQ3/POE3 pin.
PBCR2	10	PB5MD0	0	R/W	000: PB5 I/O (port) 011: Setting prohibited
					001: IRQ3 input (INTC) 1xx: Setting prohibited
					010: POE3 input (port)
PBCR1	12	PB4MD2	0	R/W	PB4 Mode
PBCR2	9	PB4MD1	0	R/W	Select the function of the PB4/IRQ2/POE2 pin.
PBCR2	8	PB4MD0	0	R/W	000: PB4 I/O (port) 011: Setting prohibited
					001: IRQ2 input (INTC) 1xx: Setting prohibited
					010: POE2 input (port)
PBCR1	11	PB3MD2	0	R/W	PB3 Mode
PBCR2	7	PB3MD1	0	R/W	Select the function of the PB3/IRQ1/POE1 pin.
PBCR2	6	PB3MD0	0	R/W	000: PB3 I/O (port) 011: Setting prohibited
					001: IRQ1 input (INTC) 1xx: Setting prohibited
					010: POE1 input (port)
PBCR1	10	PB2MD2	0	R/W	PB2 Mode
PBCR2	5	PB2MD1	0	R/W	Select the function of the PB2/IRQ0/POE0 pin.
PBCR2	4	PB2MD0	0	R/W	000: PB2 I/O (port) 011: Setting prohibited
					001: IRQ0 input (INTC) 1xx: Setting prohibited
					010: POE0 input (port)
Note: x:	Don't care				

Port B Control Registers 1 and 2 (PBCR1 and PBCR2)

Note: x: Don't care

16.1.5 Port E I/O Registers L and H (PEIORL and PEIORH)

The port E I/O registers L and H (PEIORL and PEIORH) are 16-bit readable/writable registers that are used to set the pins on port E as inputs or outputs. Bits PE21IOR to PE0IOR correspond to pins PE21 to PE0 (names of multiplexed pins are here given as port names and pin numbers alone). PEIORL is enabled when the port E pins are functioning as general-purpose inputs/outputs (PE15 to PD0), TIOC pins are functioning as inputs/outputs of MTU, and SCK2 and SCK3 pins are functioning as inputs/outputs of SCI. In other states, PEIORL is disabled. PEIORH is enabled when the port E pins are functioning as general-purpose inputs/outputs (PE21 to PE16). In other states, PEIORH is disabled.

A given pin on port E will be an output pin if the corresponding PEIORL or PEIORH bit is set to 1, and an input pin if the bit is cleared to 0.

Bits 15 to 6 of PEIORH are reserved. These bits are always read as 0 and should only be written with 0.

The initial values of PEIORL and PEIORH are H'0000.



16.1.6 Port E Control Registers L1, L2, and H (PECRL1, PECRL2, and PECRH)

The port E control registers L1, L2, and H (PECRL1, PECRL2 and PECRH) are 16-bit readable/writable registers that are used to select the multiplexed pin function of the pins on port E.

Register	Bit	Bit Name	Initial Value	R/W	Description
PECRH	15 to	—	All 0	R	Reserved
	12				These bits are always read as 0 and should only be written with 0.
PECRH	11	PE21MD1	0	R/W	PE21 Mode
PECRH	10	PE21MD0	0	R/W	Select the function of the PE21/PWOB pin.
					00: PE21 I/O (port) 10: Setting prohibited
					01: PWOB output (MMT) 11: Setting prohibited
PECRH	9	PE20MD1	0	R/W	PE20 Mode
PECRH	8	PE20MD0	0	R/W	Select the function of the PE20/PVOB pin.
					00: PE20 I/O (port) 10: Setting prohibited
					01: PVOB output (MMT) 11: Setting prohibited
PECRH	7	PE19MD1	0	R/W	PE19 Mode
PECRH	6	PE19MD0	0	R/W	Select the function of the PE19/PUOB pin.
					00: PE19 I/O (port) 10: Setting prohibited
					01: PUOB output (MMT) 11: Setting prohibited
PECRH	5	PE18MD1	0	R/W	PE18 Mode
PECRH	4	PE18MD0	0	R/W	Select the function of the PE18/PWOA pin.
					00: PE18 I/O (port) 10: Setting prohibited
					01: PWOA output (MMT) 11: Setting prohibited
PECRH	3	PE17MD1	0	R/W	PE17 Mode
PECRH	2	PE17MD0	0	R/W	Select the function of the PE17/PVOA pin.
					00: PE17 I/O (port) 10: Setting prohibited
					01: PVOA output (MMT) 11: Setting prohibited
PECRH	1	PE16MD1	0	R/W	PE16 Mode
PECRH	0	PE16MD0	0	R/W	Select the function of the PE16/PUOA/UBCTRG pin.
					00: PE16 I/O (port) 10: UBCTRG output (UBC)*
					01: PUOA output (MMT) 11: Setting prohibited

Port E Control Registers L1, L2, and H (PECRL1, PECRL2, and PECRH)

Register	Bit	Bit Name	Initial Value	R/W	Description
PECRL1	15	PE15MD1	0	R/W	PE15 Mode
PECRL1	14	PE15MD0	0	R/W	Select the function of the PE15/TIOC4D/IRQOUT pin.
					00: PE15 I/O (port) 10: Setting prohibited
					01: TIOC4D I/O (MTU) 11: IRQOUT output (INTC)
PECRL1	13	PE14MD1	0	R/W	PE14 Mode
PECRL1	12	PE14MD0	0	R/W	Select the function of the PE14/TIOC4C pin.
					00: PE14 I/O (port) 10: Setting prohibited
					01: TIOC4C I/O (MTU) 11: Setting prohibited
PECRL1	11	PE13MD1	0	R/W	PE13 Mode
PECRL1	10	PE13MD0	0	R/W	Select the function of the PE13/TIOC4B/MRES pin.
					00: PE13 I/O (port) 10: MRES input (INTC)
					01: TIOC4B I/O (MTU) 11: Setting prohibited
PECRL1	9	PE12MD1	0	R/W	PE12 Mode
PECRL1	8	PE12MD0	0	R/W	Select the function of the PE12/TIOC4A pin.
					00: PE12 I/O (port) 10: Setting prohibited
					01: TIOC4A I/O (MTU) 11: Setting prohibited
PECRL1	7	PE11MD1	0	R/W	PE11 Mode
PECRL1	6	PE11MD0	0	R/W	Select the function of the PE11/TIOC3D pin.
					00: PE11 I/O (port) 10: Setting prohibited
					01: TIOC3D I/O (MTU) 11: Setting prohibited
PECRL1	5	PE10MD1	0	R/W	PE10 Mode
PECRL1	4	PE10MD0	0	R/W	Select the function of the PE10/TIOC3C/TXD2 pin.
					00: PE10 I/O (port) 10: TXD2 output (SCI)
					01: TIOC3C I/O (MTU) 11: Setting prohibited
PECRL1	3	PE9MD1	0	R/W	PE9 Mode
PECRL1	2	PE9MD0	0	R/W	Select the function of the PE9/TIOC3B pin.
					00: PE9 I/O (port) 10: Setting prohibited
					01: TIOC3B I/O (MTU) 11: Setting prohibited
PECRL1	1	PE8MD1	0	R/W	PE8 Mode
PECRL1	0	PE8MD0	0	R/W	Select the function of the PE8/TIOC3A/SCK2 pin.
					00: PE8 I/O (port) 10: SCK2 I/O (SCI)
					01: TIOC3A I/O (MTU) 11: Setting prohibited

Rev. 4.00 Dec 05, 2005 page 446 of 564 REJ09B0270-0400

Register	Bit	Bit Name	Initial Value	R/W	Description	
PECRL2	15	PE7MD1	0	R/W	PE7 Mode	
PECRL2	14	PE7MD0	0	R/W	Select the function of the PE7/TIOC2B/RXD2 pin.	
					00: PE7 I/O (port) 10: RXD2 input (SCI)	
					01: TIOC2B I/O (MTU) 11: Setting prohibited	
PECRL2	13	PE6MD1	0	R/W	PE6 Mode	
PECRL2	12	PE6MD0	0	R/W	Select the function of the PE6/TIOC2A/SCK3 pin.	
					00: PE6 I/O (port) 10: SCK3 I/O (SCI)	
					01: TIOC2A I/O (MTU) 11: Setting prohibited	
PECRL2	11	PE5MD1	0	R/W	PE5 Mode	
PECRL2	10	PE5MD0	0	R/W	Select the function of the PE5/TIOC1B/TXD3 pin.	
					00: PE5 I/O (port) 10: TXD3 output (SCI)	
					01: TIOC1B I/O (MTU) 11: Setting prohibited	
PECRL2	9	PE4MD1	0	R/W	PE4 Mode	
PECRL2	8	PE4MD0	0	R/W	Select the function of the PE4/TIOC1A/RXD3 pin.	
					00: PE4 I/O (port) 10: RXD3 input (SCI)	
					01: TIOC1A I/O (MTU) 11: Setting prohibited	
PECRL2	7	PE3MD1	0	R/W	PE3 Mode	
PECRL2	6	PE3MD0	0	R/W	Select the function of the PE3/TIOC0D pin.	
					00: PE3 I/O (port) 10: Setting prohibited	
					01: TIOC0D I/O (MTU) 11: Setting prohibited	
PECRL2	5	PE2MD1	0	R/W	PE2 Mode	
PECRL2	4	PE2MD0	0	R/W	Select the function of the PE2/TIOC0C pin.	
					00: PE2 I/O (port) 10: Setting prohibited	
					01: TIOC0C I/O (MTU) 11: Setting prohibited	
PECRL2	3	PE1MD1	0	R/W	PE1 Mode	
PECRL2	2	PE1MD0	0	R/W	Select the function of the PE1/TIOC0B pin.	
					00: PE1 I/O (port) 10: Setting prohibited	
					01: TIOC0B I/O (MTU) 11: Setting prohibited	
PECRL2	1	PE0MD1	0	R/W	PE0 Mode	
PECRL2	0	PE0MD0	0	R/W	Select the function of the PE0/TIOC0A pin.	
					00: PE0 I/O (port) 10: Setting prohibited	
					01: TIOC0A I/O (MTU) 11: Setting prohibited	
Note: *	Note: * F-ZTAT only. Setting prohibited for the mask version					

Note: * F-ZTAT only. Setting prohibited for the mask version

16.2 Usage Notes

 In this LSI Group, individual functions are available as multiplexed functions on multiple pins. This approach is intended to increase the number of selectable pin functions and to allow the easier design of boards.

When the pin function controller (PFC) is used to select a function, only a single pin can be specified for each function. If one function is specified for two or more pins, the function will not work properly.

- (2) To select a pin function, set the port control registers (PACRL3, PACRL2, PACRL1, PBCR1 and PBCR2) before setting the port I/O registers (PAIORL and PBIOR). To select the function of the pin which is multiplexed with the port E, the order of setting the port control registers (PECRH, PECRL1, and PECRL2) and port I/O registers (PEIORH and PEIORL) is not matter.
- (3) Regarding the pin in which input/output port is multiplexed with \overline{IRQ} , when the port input is changed from low level to \overline{IRQ} edge detection mode, the corresponding edge is detected.
- (4) In a state where the pin is in general I/O mode and set to 1-output (specifically, the port control register is in general I/O mode and both the port I/O register and the port data register are set to 1), a power-on reset through the RES pin may generate a low level on this pin upon the power-on state is realized. To prevent this low level from happening, set the port I/O register to 0 (general output) and then apply the power-on reset. Note, however, that no low level may be generated internally by the power-on reset due to the WDT overflow.




Section 17 I/O Ports

This LSI has five ports: A, B, E, F, and G. Port A is a 16-bit port, port B is a 4-bit port, and port E is a 22-bit port, all supporting both input and output. Port F is an 8-bit port and port G is a 4-bit port, both for input-only.

All the port pins are multiplexed as general input/output pins and special function pins. The functions of the multiplex pins are selected by means of the pin function controller (PFC). Each port is provided with a data register for storing the pin data.

17.1 Port A



Port A is an input/output port with the 16 pins shown in figure 17.1.

Figure 17.1 Port A

Renesas

17.1.1 Register Description

Port A is a 16-bit input/output port. Port A has the following register. For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

• Port A data register L (PADRL)

17.1.2 Port A Data Register L (PADRL)

The port A data register L (PADRL) is a 16-bit readable/writable register that stores port A data. Bits PA15DR to PA0DR correspond to pins PA15 to PA0 (multiplexed functions omitted here).

When a pin functions is a general output, if a value is written to PADRL, that value is output directly from the pin, and if PADRL is read, the register value is returned directly regardless of the pin state.

When a pin functions is a general input, if PADRL is read, the pin state, not the register value, is returned directly. If a value is written to PADRL, although that value is written into PADRL, it does not affect the pin state. Table 17.1 summarizes port A data register L read/write operations.

		Initial		
Bit	Bit Name	Value	R/W	Description
15	PA15DR	0	R/W	See table 17.1
14	PA14DR	0	R/W	
13	PA13DR	0	R/W	
12	PA12DR	0	R/W	
11	PA11DR	0	R/W	
10	PA10DR	0	R/W	
9	PA9DR	0	R/W	
8	PA8DR	0	R/W	
7	PA7DR	0	R/W	
6	PA6DR	0	R/W	
5	PA5DR	0	R/W	
4	PA4DR	0	R/W	
3	PA3DR	0	R/W	
2	PA2DR	0	R/W	
1	PA1DR	0	R/W	
0	PA0DR	0	R/W	

Table 17.1	Port A Data Register L (PADRL) Read/Write Operations
-------------------	--

Bits 15 to 0:

PAIORL	Pin Function	Read	Write
0	General input	Pin state	Can write to PADRL, but it has no effect on pin state
	Other than general input	Pin state	Can write to PADRL, but it has no effect on pin state
1	General output	PADRL value	Value written is output from pin
	Other than PADRL value general output		Can write to PADRL, but it has no effect on pin state

17.2 Port B

Port B is an input/output port with the four pins shown in figure 17.2.




Figure 17.2 Port B

17.2.1 Register Descriptions

Port B is a 4-bit input/output port. Port B has the following register. For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

• Port B data register (PBDR)

Renesas

17.2.2 Port B Data Register (PBDR)

The port B data register (PBDR) is a 16-bit readable/writable register that stores port B data. Bits PB5DR to PB2DR correspond to pins PB5 to PB2 (multiplexed functions omitted here).

When a pin functions is a general output, if a value is written to PBDR, that value is output directly from the pin, and if PBDR is read, the register value is returned directly regardless of the pin state.

When a pin functions is a general input, if PBDR is read, the pin state, not the register value, is returned directly. If a value is written to PBDR, although that value is written into PBDR, it does not affect the pin state. Table 17.2 summarizes port B data register read/write operations.

Bit	Bit Name	Initial Value	R/W	Description
15 to	_	All 0	R	Reserved
6				These bits are always read as 0, and should only be written with 0.
5	PB5DR	0	R/W	See table 17.2
4	PB4DR	0	R/W	
3	PB3DR	0	R/W	
2	PB2DR	0	R/W	
1, 0	_	All 0	R	Reserved
				These bits are always read as 0, and should only be written with 0.


Table 17.2 Port B Data Register (PBDR) Read/Write Operations


Bits 5 to 2:

PBIOR	Pin Function	Read	Write	
0	General input Pin state		Can write to PBDR, but it has no effect on pin state	
	Other than general input	Pin state	Can write to PBDR, but it has no effect on pin state	
1	General output	PBDR value	Value written is output from pin	
	Other than general output	PBDR value	Can write to PBDR, but it has no effect on pin state	

17.3 Port E

Port E is an input/output port with the 22 pins shown in figure 17.3.





17.3.1 Register Descriptions

Port E has the following registers. For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

- Port E data register H (PEDRH)
- Port E data register L (PEDRL)

17.3.2 Port E Data Registers H and L (PEDRH and PEDRL)

The port E data registers H and L (PEDRH and PEDRL) are 16-bit readable/writable registers that store port E data. Bits PE21DR to PE0DR correspond to pins PE21 to PE0 (multiplexed functions omitted here).

When a pin functions is a general output, if a value is written to PEDRH or PEDRL, that value is output directly from the pin, and if PEDRH or PEDRL is read, the register value is returned directly regardless of the pin state.

When a pin functions is a general input, if PEDRH or PEDRL is read, the pin state, not the register value, is returned directly. If a value is written to PEDRH or PEDRL, although that value is written into PEDRH or PEDRL it does not affect the pin state. Table 17.3 summarizes port E data register read/write operations.

Bit	Bit Name	Initial Value	R/W	Description
15 to 6		All 0	R	Reserved
				These bits are always read as 0, and should only be written with 0.
5	PE21DR	0	R/W	See table 17.3.
4	PE20DR	0	R/W	
3	PE19DR	0	R/W	—
2	PE18DR	0	R/W	—
1	PE17DR	0	R/W	_
0	PE16DR	0	R/W	_

PEDRH:

PEDRL:

		Initial		
Bit	Bit Name	Value	R/W	Description
15	PE15DR	0	R/W	See table 17.3.
14	PE14DR	0	R/W	_
13	PE13DR	0	R/W	_
12	PE12DR	0	R/W	_
11	PE11DR	0	R/W	_
10	PE10DR	0	R/W	_
9	PE9DR	0	R/W	_
8	PE8DR	0	R/W	_
7	PE7DR	0	R/W	_
6	PE6DR	0	R/W	_
5	PE5DR	0	R/W	_
4	PE4DR	0	R/W	_
3	PE3DR	0	R/W	_
2	PE2DR	0	R/W	_
1	PE1DR	0	R/W	_
0	PE0DR	0	R/W	_

Table 17.3 Port E Data Registers H and L (PEDRH and PEDRL) Read/Write Operations

Bits 5 to 0 in PEDRH and bits 15 to 0 in PEDRL:

PEIOR	Pin Function	Read	Write
0	General input	Pin state	Can write to PEDRH or PEDRL, but it has no effect on pin state
	Other than general input	Pin state	Can write to PEDRH or PEDRL, but it has no effect on pin state
1	General output	PEDRH or PEDRL value	Value written is output from pin $(\overline{POE} \text{ pin} = \text{high})^*$
			High impedance regardless of PEDRH or PEDRL value ($\overline{\text{POE}}$ pin = low)*
	Other than general output	PEDRH or PEDRL value	Can write to PEDRH or PEDRL, but it has no effect on pin state
Note: *	Control by the PC PE21).	E pin is only avail	able for high current-output pins (PE9 and PE11 to

17.4 Port F

Port F is an input-only port with the eight pins shown in figure 17.4.




Figure 17.4 Port F

17.4.1 Register Description

Port F is an 8-bit input-only port. Port F has the following register. For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

• Port F data register (PFDR)

17.4.2 Port F Data Register (PFDR)

The port F data register (PFDR) is a 16-bit read-only register that stores port F data.

Bits PF15DR to PF8DR correspond to pins PF15 to PF8 (multiplexed functions omitted here).

Any value written into these bits is ignored, and there is no effect on the state of the pins. When any of the bits are read, the pin state rather than the bit value is read directly. However, when an A/D converter analog input is being sampled, values of 1 are read out. Table 17.4 summarizes port F data register read/write operations.



Section 17	I/O Ports
------------	-----------

Bit	Bit Name	Initial Value	R/W	Description
15	PF15DR	0/1*	R	See table 17.4.
14	PF14DR	0/1*	R	
13	PF13DR	0/1*	R	
12	PF12DR	0/1*	R	
11	PF11DR	0/1*	R	
10	PF10DR	0/1*	R	
9	PF9DR	0/1*	R	
8	PF8DR	0/1*	R	
7 to 0	_	_	R	Reserved
				There is no pin corresponding to the bit. These bits are always read as an invalid value.

Note: * Initial values are dependent on the state of the external pins.


Table 17.4 Port F Data Register (PFDR) Read/Write Operations


Bits 15 to 8:

Pin I/O	Pin Function	Read	Write
Input	General input	Pin state	Ignored (no effect on pin state)
	ANn input	1	Ignored (no effect on pin state)

17.5 Port G

Port G is an input-only port with the 4 pins shown in figure 17.5.





17.5.1 Register Description

Port G is a 4-bit input-only port. Port G has the following register. For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

• Port G data register (PGDR)

17.5.2 Port G Data Register (PGDR)

The port G data register (PGDR) is an 8-bit read-only register that stores port G data.

Bits PG3DR to PG0DR correspond to pins PG3 to PG0 (multiplexed functions omitted here).

Any value written into these bits is ignored, and there is no effect on the state of the pins. When any of the bits are read, the pin state rather than the bit value is read directly. However, when an A/D converter analog input is being sampled, values of 1 are read out. Table 17.5 summarizes port G data register read/write operations.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 0	R	Reserved
				These bits are always read as 0.
3	PG3DR	0/1*	R	See table 17.5.
2	PG2DR	0/1*	R	
1	PG1DR	0/1*	R	
0	PG0DR	0/1*	R	

Note: * Initial values are dependent on the state of the external pins.

Table 17.5 Port G Data Register (PGDR) Read/Write Operations

Bits 3 to 0:

Pin I/O	Pin Function	Read	Write
Input	General input	Pin state	Ignored (no effect on pin state)
	ANn input	1	Ignored (no effect on pin state)

Section 18 Flash Memory (F-ZTAT Version)

The features of the flash memory in the flash memory version are summarized below.

The block diagram of the flash memory is shown in figure 18.1.

18.1 Features

- Size: 256 kbytes
- Programming/erase methods
 - The flash memory is programmed 128 bytes at a time. Erase is performed in single-block units. The flash memory is configured as follows: 64 kbytes × 3 blocks, 32 kbytes × 1 block, and 4 kbytes × 8 blocks. To erase the entire flash memory, each block must be erased in turn.
- Reprogramming capability
 - For details, see section 22, Electrical Characteristics.
- Two on-board programming modes
 - Boot mode
 - User program mode

On-board programming/erasing can be done in boot mode, in which the boot program built into the chip is started to erase or program of the entire flash memory. In normal user program mode, individual blocks can be erased or programmed on board.

- PROM Programmer mode
 - Flash memory can be programmed/erased in programmer mode using a PROM programmer, as well as in on-board programming mode.
- Automatic bit rate adjustment
 - With data transfer in boot mode, this LSI's bit rate can be automatically adjusted to match the transfer bit rate of the host.
- Programming/erasing protection
 - Sets software protection against flash memory programming/erasing/verifying.

Renesas




Figure 18.1 Block Diagram of Flash Memory


18.2 Mode Transitions

When the mode pin and the FWP pin are set in the reset state and a reset-start is executed, this LSI enters an operating mode as shown in figure 18.2. In user mode, flash memory can be read but not programmed or erased.

The boot, user program, and PROM programmer modes are provided as modes to write and erase the flash memory.

The differences between boot mode and user program mode are shown in table 18.1.








Figure 18.2 Flash Memory State Transitions

Table 18.1 Differences between Boot Mode and User Program Mode

	Boot Mode	User Program Mode
Total erase	Yes	Yes
Block erase	No	Yes
Programming control program*	(2)	(1) (2) (3)

(1) Erase/erase-verify


(2) Program/program-verify

(3) Emulation


Note: * To be provided by the user, in accordance with the recommended algorithm.

1. Initial state


The old program version or data remains written in the flash memory. The user should prepare the programming control program and new application program beforehand in the host.



 Flash memory initialization The erase program in the boot program area (in RAM) is executed, and the flash memory is initialized (to H'FF). In boot mode, total flash memory erasure is performed, without regard to blocks. Host



 Programming control program transfer When boot mode is entered, the boot program in this LSI (originally incorporated in the chip) is started and the programming control program in the host is transferred to RAM via SCI communication. The boot program required for flash memory erasing is automatically transferred to the RAM boot program area.



4. Writing new application program The programming control program transferred from the host to RAM is executed, and the new application program in the host is written into the flash memory.





Figure 18.3 Boot Mode


1. Initial state

The FWE assessment program that confirms that user program mode has been entered, and the program that will transfer the programming/erase control program from flash memory to on-chip RAM should be written into the flash memory by the user beforehand. The programming/erase control program should be prepared in the host or in the flash memory.




- Flash memory initialization The programming/erase program in RAM is executed, and the flash memory is initialized (to H'FF). Erasing can be performed in block units, but not in byte units.
- Host Host New application program This LSI Boot program Flash memory Flash memo
 - Figure 18.4 User Program Mode

 Programming/erase control program transfer When user program mode is entered, user software confirms this fact, executes transfer program in the flash memory, and transfers the programming/erase control program to RAM.



 Writing new application program Next, the new application program in the host is written into the erased flash memory blocks. Do not write to unerased blocks.



18.3 Block Configuration

Figure 18.5 shows the block configuration of 256-kbyte flash memory. The thick lines indicate erasing units, the narrow lines indicate programming units, and the values are addresses. The flash memory is divided into 64 kbytes (3 blocks), 32 kbytes (1 block), and 4 kbytes (8 blocks). Erasing is performed in these units. Programming is performed in 128-byte units starting from an address with lower eight bits H'00 or H'80.




Figure 18.5 Flash Memory Block Configuration

Rev. 4.00 Dec 05, 2005 page 464 of 564 REJ09B0270-0400

18.4 Input/Output Pins

The flash memory is controlled by means of the pins shown in table 18.2.

Table 18.2Pin Configuration

Pin Name	I/O	Function
RES	Input	Reset
FWP	Input	Flash program/erase protection by hardware
MD1	Input	Sets this LSI's operating mode
MD0	Input	Sets this LSI's operating mode
TxD3 (PA9)*	Output	Serial transmit data output
RxD3 (PA8) [*]	Input	Serial receive data input
Note: *	In boot mode, PA8 an	d PA9 pins are used as SCI pins.

18.5 Register Descriptions

The flash memory has the following registers. For details on register addresses and register states during each processing, refer to appendix A, Internal I/O Register.

- Flash memory control register 1 (FLMCR1)
- Flash memory control register 2 (FLMCR2)
- Erase block register 1 (EBR1)
- Erase block register 2 (EBR2)
- RAM emulation register (RAMER)

18.5.1 Flash Memory Control Register 1 (FLMCR1)

FLMCR1 is a register that makes the flash memory change to program mode, program-verify mode, erase mode, or erase-verify mode. For details on register setting, refer to section 18.8, Flash Memory Programming/Erasing.

Bit	Bit Name	Initial Value	R/W	Description
7	FWE	1/0	R	Flash Write Enable
				Reflects the input level at the FWP pin. It is set to 1 when a low level is input to the FWP pin, and cleared to 0 when a high level is input.
6	SWE	0	R/W	Software Write Enable
				When this bit is set to 1 while the FWE bit is 1, flash memory programming/erasing is enabled. When this bit is cleared to 0, other FLMCR1 bits and all EBR1 and EBR2 bits cannot be set.
5	ESU	0	R/W	Erase Setup
				When this bit is set to 1 while the FWE and SWE bits are 1, the flash memory changes to the erase setup state. When it is cleared to 0, the erase setup state is cancelled.
4	PSU	0	R/W	Program Setup
				When this bit is set to 1 while the FWE and SWE bits are 1, the flash memory changes to the program setup state. When it is cleared to 0, the program setup state is cancelled.
3	EV	0	R/W	Erase-Verify
				When this bit is set to 1 while the FWE and SWE bits are 1, the flash memory changes to erase-verify mode. When it is cleared to 0, erase-verify mode is cancelled.
2	PV	0	R/W	Program-Verify
				When this bit is set to 1 while the FWE and SWE bits are 1, the flash memory changes to program-verify mode. When it is cleared to 0, program-verify mode is cancelled.
1	Е	0	R/W	Erase
				When this bit is set to 1 while the FWE, SWE and ESU bits are 1, the flash memory changes to erase mode. When it is cleared to 0, erase mode is cancelled.
0	Р	0	R/W	Program
				When this bit is set to 1 while the FWE, SWE and PSU bits are 1, the flash memory changes to program mode. When it is cleared to 0, program mode is cancelled.

18.5.2 Flash Memory Control Register 2 (FLMCR2)

		Initial			
Bit	Bit Name	Value	R/W	Description	
7	FLER	0	R	Indicates that an error has occurred during an operation on flash memory (programming or erasing). When flash memory goes to the error-protection state, FLER is set to 1.	
				See section 18.9.3, Error Protection, for details.	
6 to 0	_	All 0	R	Reserved	
				These bits are always read as 0.	

FLMCR2 is a register that displays the state of flash memory programming/erasing.

18.5.3 Erase Block Register 1 (EBR1)

EBR1 specifies the flash memory erase block. EBR1 is initialized to H'00 when a high level is input to the FWP pin. It is also initialized to H'00, when the SWE bit in FLMCR1 is 0 regardless of value in the FWP pin. Do not set more than one bit at a time in EBR1 and EBR2, as this will cause all the bits in EBR1 and EBR2 to be automatically cleared to 0.

Bit	Bit Name	Initial Value	R/W	Description
7	EB7	0	R/W	When this bit is set to 1, 4 kbytes of EB7 (H'007000 to H'007FFF) are to be erased.
6	EB6	0	R/W	When this bit is set to 1, 4 kbytes of EB6 (H'006000 to H'006FFF) are to be erased.
5	EB5	0	R/W	When this bit is set to 1, 4 kbytes of EB5 (H'005000 to H'005FFF) are to be erased.
4	EB4	0	R/W	When this bit is set to 1, 4 kbytes of EB4 (H'004000 to H'004FFF) are to be erased.
3	EB3	0	R/W	When this bit is set to 1, 4 kbytes of EB3 (H'003000 to H'003FFF) are to be erased.
2	EB2	0	R/W	When this bit is set to 1, 4 kbytes of EB2 (H'002000 to H'002FFF) are to be erased.
1	EB1	0	R/W	When this bit is set to 1, 4 kbytes of EB1 (H'001000 to H'001FFF) are to be erased.
0	EB0	0	R/W	When this bit is set to 1, 4 kbytes of EB0 (H'000000 to H'000FFF) are to be erased.

18.5.4 Erase Block Register 2 (EBR2)

EBR2 specifies the flash memory erase block. EBR2 is initialized to H'00 when a high level is input to the FWP pin. It is also initialized to H'00, when the SWE bit in FLMCR1 is 0 regardless of value in the FWP pin. Do not set more than one bit at a time in EBR1 and EBR2, as this will cause all the bits in EBR1 and EBR2 to be automatically cleared to 0.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	All 0	R	Reserved
				These bits are always read as 0 and should only be written with 0
3	EB11	0	R/W	When this bit is set to 1, 64 kbytes of EB11 (H'030000 to H'03FFFF) are to be erased.
2	EB10	0	R/W	When this bit is set to 1, 64 kbytes of EB10 (H'020000 to H'02FFFF) are to be erased.
1	EB9	0	R/W	When this bit is set to 1, 64 kbytes of EB9 (H'010000 to H'01FFFF) will be erased.
0	EB8	0	R/W	When this bit is set to 1, 32 kbytes of EB8 (H'008000 to H'00FFFF) will be erased.



18.5.5 RAM Emulation Register (RAMER)

RAMER specifies the area of flash memory to be overlapped with part of RAM when emulating real-time flash memory programming. RAMER settings should be made in user mode or user program mode. To ensure correct operation of the emulation function, the ROM for which RAM emulation is performed should not be accessed immediately after this register has been modified. Normal execution of an access immediately after register modification is not guaranteed.

		Initial			
Bit	Bit Name	Value	R/W	Description	
15 to	—	All 0	R	Reserved	
4				These bits are always read as 0.	
3	RAMS	0	R/W	RAM Select	
				Specifies selection or non-selection of flash memory emulation in RAM. When RAMS = 1, the flash memory is overlapped with part of RAM, and all flash memory blocks are program/erase-protected. When RAMS = 0, the RAM emulation function is disabled.	
2	RAM2	0	R/W	Flash Memory Area Selection	
1	RAM1	0	R/W	When the RAMS bit is set to 1, these bits specify one of	
0	RAM0	0	R/W	the following flash memory areas to be overlapped with part of RAM.	
				000: H'00000000 to H'00000FFF (EB0)	
				001: H'00001000 to H'00001FFF (EB1)	
				010: H'00002000 to H'00002FFF (EB2)	
				011: H'00003000 to H'00003FFF (EB3)	
				100: H'00004000 to H'00004FFF (EB4)	
				101: H'00005000 to H'00005FFF (EB5)	
				110: H'00006000 to H'00006FFF (EB6)	
				111: H'00007000 to H'00007FFF (EB7)	

18.6 On-Board Programming Modes

There are two modes for programming/erasing of the flash memory; boot mode, which enables onboard programming/erasing, and programmer mode, in which programming/erasing is performed with a PROM programmer. On-board programming/erasing can also be performed in user program mode. At reset-start in reset mode, this LSI changes to a mode depending on the MD pin settings and FWP pin setting, as shown in table 18.3.

When changing to boot mode, the boot program built into this LSI is initiated. The boot program transfers the programming control program from the externally-connected host to on-chip RAM via SCI3. After erasing the entire flash memory, the programming control program is executed. This can be used for programming initial values in the on-board state or for a forcible return when programming/erasing can no longer be done in user program mode. In user program mode, individual blocks can be erased and programmed by branching to the user program/erase control program prepared by the user.

Table 18.3	Setting On-Board Programming Modes
-------------------	------------------------------------

MD1	MD0	FWP	LSI State after Reset End	
0	0	0	Boot mode	Expanded mode*
	1			Single-chip mode
1	0		User program mode	Expanded mode*
	1			Single-chip mode

Note: * This LSI does not support this mode.



18.6.1 Boot Mode

Table 18.4 shows the boot mode operations between reset end and branching to the programming control program.

- 1. When boot mode is used, the flash memory programming control program must be prepared in the host beforehand. Prepare a programming control program in accordance with the description in section 18.8, Flash Memory Programming/Erasing.
- 2. The SCI3 should be set to asynchronous mode, and the transfer format as follows: 8-bit data, 1 stop bit, and no parity.
- 3. When the boot program is initiated, the chip measures the low-level period of asynchronous SCI communication data (H'00) transmitted continuously from the host. The chip then calculates the bit rate of transmission from the host, and adjusts the SCI3 bit rate to match that of the host. The reset should end with the RxD pin high. The RxD and TxD pins should be pulled up on the board if necessary.
- 4. After matching the bit rates, the chip transmits one H'00 byte to the host to indicate the completion of bit rate adjustment. The host should confirm that this adjustment end indication (H'00) has been received normally, and transmit one H'55 byte to the chip. If reception could not be performed normally, initiate boot mode again by a reset. Depending on the host's transfer bit rate and system clock frequency of this LSI, there will be a discrepancy between the bit rates of the host and the chip. To operate the SCI properly, set the host's transfer bit rate and system clock frequency of this LSI within the ranges listed in table 18.5.
- 5. In boot mode, a part of the on-chip RAM area is used by the boot program. The area H'FFFFD800 to H'FFFFFFFF is the area to which the programming control program is transferred from the host. The boot program area cannot be used until the execution state in boot mode switches to the programming control program.
- 6. Before branching to the programming control program, the chip terminates transfer operations by SCI3 (by clearing the RE and TE bits in SCR to 0), however the adjusted bit rate value remains set in BRR. Therefore, the programming control program can still use it for transfer of write data or verify data with the host. The TxD pin is high. The contents of the CPU general registers are undefined immediately after branching to the programming control program. These registers must be initialized at the beginning of the programming control program, as the stack pointer (SP), in particular, is used implicitly in subroutine calls, etc.
- 7. Boot mode can be cleared by a reset. End the reset after driving the reset pin low, waiting at least 20 states, and then setting the mode (MD) pins. Boot mode is also cleared when a WDT overflow reset occurs.
- 8. Do not change the MD pin input levels in boot mode.
- 9. All interrupts are disabled during programming or erasing of the flash memory.

	Host Operation		LSI Operation
Item	Processing Contents	Communications Contents	Processing Contents
Boot mode			Branches to boot program at
start			reset-start.
			Boot program initiation
Bit rate	Continuously transmits data	H'00, H'00 H'00	Measures low-level period of receive
adjustment	H'00 at specified bit rate.		data H'00.
			Calculates bit rate and sets it in BRR
	↓	1.100	of SCI3. • Transmits data H'00 to host as
	Transmits data H'55 when	H'00	adjustment end indication.
	data H'00 is received	H'55	- +
	error-free.		Transmits data H'AA to host when
	★ ◄	H'AA	_ data H'55 is received.
	Receives data H'AA.		
Transfer of	▼	Upper byte and	
programming control	Transmits number of bytes (N) of programming control	lower byte	_ +
program	program to be transferred as		Echobacks the 2-byte data received
	2-byte data (lower byte	Echoback	to host.
	following upper byte) ⊥	H'XX	¥
	Transmits 1-byte of	Echoback	 Echobacks received data to host and also transfers it to RAM (repeated
	programming control program		for N times)
	(repeated for N times)		,
Flash			•
memory			Checks flash memory data, erases all
erase	Boot program erase error	H'FF	 flash memory blocks in case of written data existing, and transmits data H'AA
			to host. (If erase could not be done,
	Receives data H'AA.	H'AA	transmits data H'FF to host and
			aborts operation.)
			+
			Branches to programming control program transferred to on-chip RAM
			and starts execution.

Table 18.4Boot Mode Operation

Table 18.5Peripheral Clock (P\$) Frequencies for which Automatic Adjustment of LSI Bit
Rate is Possible

Host Bit Rate	Peripheral Clock Frequency Range of LSI
9,600 bps	4 to 40 MHz
19,200 bps	8 to 40 MHz

18.6.2 Programming/Erasing in User Program Mode

On-board programming/erasing of an individual flash memory block can also be performed in user program mode by branching to a user program/erase control program. The user must set branching conditions and provide on-board means of supplying programming data. The flash memory must contain the user program/erase control program or a program that provides the user program/erase control program from external memory. As the flash memory itself cannot be read during programming/erasing, transfer the user program/erase control program to on-chip RAM or external memory. Figure 18.6 shows a sample procedure for programming/erasing in user program mode. Prepare a user program/erase control program in accordance with the description in section 18.8, Flash Memory Programming/Erasing.




Figure 18.6 Programming/Erasing Flowchart Example in User Program Mode



18.7 Flash Memory Emulation in RAM

A setting in the RAM emulation register (RAMER) enables part of RAM to overlap with the flash memory area so that data to be written to flash memory can be emulated in RAM in real time. Emulation can be performed in user mode or user program mode. Figure 18.7 shows an example of emulation of real-time flash memory programming.

- 1. Set RAMER to overlap part of RAM with the area for which real-time programming is required.
- 2. Emulation is performed using the overlapped RAM.
- 3. After the program data has been confirmed, the RAMS bit is cleared, thus releasing the RAM overlap.
- 4. The data written in the overlapped RAM is written into the flash memory area.




Figure 18.7 Flowchart for Flash Memory Emulation in RAM

Figure 18.8 shows a sample procedure for flash memory block area overlapping.

- 1. The RAM area to be overlapped is fixed at a 4-kbyte area in the range H'FFFFD000 to H'FFFFDFFF.
- 2. The flash memory area to be overlapped is selected by RAMER from a 4-kbyte area of the EB0 to EB7 blocks.
- 3. The overlapped RAM area can be accessed from both the flash memory addresses and RAM addresses.
- 4. When the RAMS bit in RAMER is set to 1, program/erase protection is enabled for all flash memory blocks (emulation protection). In this state, setting the P or E bit in FLMCR1 to 1 does not cause a transition to program mode or erase mode.
- 5. A RAM area cannot be erased by execution of software in accordance with the erase algorithm.
- 6. Block area EB0 contains the vector table. When performing RAM emulation, the vector table is needed in the overlapped RAM.




Figure 18.8 Example of RAM Overlap Operation (RAM[2:0] = b'000)

18.8 Flash Memory Programming/Erasing

A software method using the CPU is employed to program and erase the flash memory in onboard programming modes. Depending on the FLMCR1 and FLMCR2 settings, the flash memory operates in one of the following four modes: Program mode, program-verify mode, erase mode, and erase-verify mode. The programming control program in boot mode and the user program/erase control program in user program mode use these operating modes in combination to perform programming/erasing. Flash memory programming and erasing should be performed in accordance with the descriptions in section 18.8.1, Program/Program-Verify Mode and section 18.8.2, Erase/Erase-Verify Mode, respectively.

18.8.1 Program/Program-Verify Mode

When writing data or programs to the flash memory, the program/program-verify flowchart shown in Figure 18.9 should be followed. Performing programming operations according to this flowchart will enable data or programs to be written to the flash memory without subjecting the chip to voltage stress or sacrificing program data reliability.

- 1. Programming must be done to an empty address. Do not reprogram an address to which programming has already been performed.
- 2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer must be performed even if writing fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses.
- 3. Prepare the following data storage areas in RAM: A 128-byte programming data area, a 128byte reprogramming data area, and a 128-byte additional-programming data area. Perform reprogramming data computation and additional programming data computation according to Figure 18.9.
- 4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data area or additional-programming data area to the flash memory. The program address and 128-byte data are latched in the flash memory. The lower 8 bits of the start address in the flash memory destination area must be H'00 or H'80.
- 5. The time during which the P bit is set to 1 is the programming time. Figure 18.9 shows the allowable programming time.
- 6. The watchdog timer (WDT) is set to prevent over programming due to program runaway, etc. An overflow cycle of approximately 6.6 ms is allowed.
- 7. For a dummy write to a verify address, write 1-byte data H'FF to an address to be read. Verify data can be read in longwords from the address to which a dummy write was performed.
- 8. The number of repetitions of the program/program-verify sequence to the same bit should not exceed the maximum number of programming (N).




Figure 18.9 Program/Program-Verify Flowchart

18.8.2 Erase/Erase-Verify Mode

When erasing flash memory, the erase/erase-verify flowchart shown in figure 18.10 should be followed.


- 1. Prewriting (setting erase block data to all 0s) is not necessary.
- 2. Erasing is performed in block units. Make only a single-bit specification in the erase block register 1 (EBR1) and the erase block register 2 (EBR2). To erase multiple blocks, each block must be erased in turn.
- 3. The time during which the E bit is set to 1 is the flash memory erase time.
- 4. The watchdog timer (WDT) is set to prevent overerasing due to program runaway, etc. An overflow cycle of approximately 18.8 ms is allowed.
- 5. For a dummy write to a verify address, write 1-byte data H'FF to the read address. Verify data can be read in longwords from the address to which a dummy write was performed.
- 6. If the read data is not erased successfully, set erase mode again, and repeat the erase/erase-verify sequence as before. The number of repetitions of the erase/erase-verify sequence should not exceed the maximum number of erasing (N).

18.8.3 Interrupt Handling when Programming/Erasing Flash Memory

All interrupts, including the $\overline{\text{NMI}}$ interrupt, are disabled while flash memory is being programmed or erased, or while the boot program is executing, for the following three reasons:

- 1. An interrupt during programming/erasing may cause a violation of the programming or erasing algorithm, with the result that normal operation cannot be assured.
- 2. If an interrupt exception handling starts before the vector address is written or during programming/erasing, a correct vector cannot be fetched and the CPU malfunctions.
- 3. If an interrupt occurs during boot program execution, normal boot mode sequence cannot be carried out.





- 2. Verify data is read in 32-bit (longword) units.
- 3. Make only a single-bit specification in the erase block register 1 (EBR1) and the erase block register 2 (EBR2).
- 4. Erasing is performed in block units. To erase multiple blocks, each block must be erased in turn.

Figure 18.10 Erase/Erase-Verify Flowchart

18.9 Program/Erase Protection

There are three kinds of flash memory program/erase protection; hardware protection, software protection, and error protection.

18.9.1 Hardware Protection

Hardware protection refers to a state in which programming/erasing of flash memory is forcibly disabled or aborted. Flash memory control register 1 (FLMCR1), flash memory control register 2 (FLMCR2), erase block register 1 (EBR1), and erase block register 2 (EBR2) are initialized

		Protect Function		
Item	Description	Program	Erase	
FWP pin protect	When a high level is input to the FWP pin, FLMCR1, EBR 1, and EBR 2 are initialized, and the program/erase protection state is entered.	Yes	Yes	
Reset/standby protect	In the reset state (including the reset state when the WDT overflows) and standby mode, FLMCR1, EBR 1, and EBR 2 are initialized, and the program/erase protection state is entered.	Yes	Yes	
	In a reset via the $\overline{\text{RES}}$ pin, the reset state is not entered unless the $\overline{\text{RES}}$ pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the $\overline{\text{RES}}$ pin low for the $\overline{\text{RES}}$ pulse width specified in the AC Characteristics section.			

18.9.2 Software Protection

Software protection can be implemented against programming/erasing of all flash memory blocks by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the P or E bit in FLMCR1 does not cause a transition to program mode or erase mode. By setting the erase block register 1 (EBR1), erase protection can be set for individual blocks. When EBR1 is set to H'00, erase protection is set for all blocks.



		Protect Function		
Item	Description	Program	Erase	
SWE bit protect	When the SWE bit in FLMCR1 is cleared to 0, all blocks are program/erase-protected. (This setting should be carried out in on-chip RAM.)	Yes	Yes	
Block protect	By setting the erase block register 1 (EBR1) and the erase block register 2 (EBR2), erase protection can be set for individual blocks.		Yes	
	When both EBR1 and EBR2 are set to H'00, erase protection is set for all blocks.			
Emulation protect	When the RAMS bit in RAMER is set to 1, all blocks are program/erase-protected.	Yes	Yes	

18.9.3 Error Protection

In error protection, an error is detected when CPU runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is forcibly aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

When the following errors are detected during programming/erasing of flash memory, the FLER bit in FLMCR2 is set to 1, and the error protection state is entered.

- When the flash memory is read during programming/erasing (including vector read and instruction fetch)
- Immediately after exception handling (excluding a reset) during programming/erasing
- When a SLEEP instruction is executed during programming/erasing

The FLMCR1, FLMCR2, EBR1, and EBR2 settings are retained, however program mode or erase mode is forcibly aborted at the point when the error is detected. Program mode or erase mode cannot be re-entered by re-setting the P or E bit. However, PV and EV bit settings are retained, and a transition can be made to verify mode. The error protection state can be cancelled by the power-on reset only.

18.10 PROM Programmer Mode

In PROM programmer mode, a PROM programmer can be used to perform programming/erasing via a socket adapter, just as for a discrete flash memory. Use a PROM programmer that supports the Renesas 256-kbyte flash memory on-chip MCU device type (FZTAT256V3A).

18.11 Usage Note

• Setting module standby mode

For flash memory, this module can be disabled/enabled by the module standby control register. Flash memory operation is enabled for the initial value. Accessing flash memory is disabled by setting module standby mode. For more information, see section 21, Power-Down Modes.

18.12 Notes when Converting the F-ZTAT Versions to the Mask-ROM Versions

Please note the following when converting the F-ZTAT versions to the mask-ROM versions, with using the F-ZTAT application software.

In the mask-ROM version, addresses of the flash memory registers (refer to appendix A.1, Register Addresses (Order of Address)) return undefined value if read.

When the F-ZTAT application software is used in the mask-ROM versions, the FWP pin level cannot be determined. When converting the program, make sure the reprogramming (erasing/programming) part of the flash memory and the RAM emulation part not to be initiated.

In the mask-ROM versions, boot mode pin setting should not be performed.

Note: This difference applies to all the F-ZTAT versions and all the mask-ROM versions that have different ROM size.



18.13 Notes on Flash Memory Programming and Erasing

Precautions concerning the use of on-board programming mode, the RAM emulation function, and programmer mode are summarized below.

Use the specified voltages and timing for programming and erasing: Appling excessive voltage beyond the specification can permanently damage the device. Use an EPROM programmer that supports the Renesas' microcomputer device having on-chip 256-kbyte flash memory. Use only the specified socket adapter, otherwise a serious damage may occur.

Powering on and off (see figures 18.11 to 18.13): Do not apply a low level to the FWP pin until V_{cc} has been stabilized. Also, drive the FWP pin high before turning off V_{cc} . If V_{cc} is to be applied or disconnected, fix the FWP pin level at V_{cc} and place the flash memory in the hardware protection state in advance.

Conditions for this power-on and power-off timing should also be applied in the event of a power failure and subsequent recovery.

FWP application/disconnection (see figures 18.11 to 18.13): If V_{cc} is on or off while low level is applied to FWP pin, a voltage surge from low level on the RESET pin may cause unintentional programming or erasing of flash memory. Applying voltage to FWP should be carried out while MCU operation is in a stable condition. If MCU operation is not stable, fix the FWP pin high and set the protection state. The following points must be observed concerning FWP application and disconnection to prevent unintentional programming or erasing of flash memory:

- Apply voltage to FWP while the V_{cc} voltage is stable enough to satisfy the specification voltage range.
- In boot mode, apply voltage to FWP or disconnect it during a reset.
- Prior to applying voltage while FWP pin is in low level in boot mode, ensure that the RESET pin level is surely kept low despite the applying voltage is rising to V_{cc} . Note that in a case where ICs for reset are used, the voltage level of RESET pin can transiently exceed 1/2 V_{cc} while V_{cc} is rising.
- In user program mode, FWP can be switched between high and low level regardless of the reset state. FWP input can also be switched during execution of a program in flash memory.
- Apply voltage to FWP while programs are not running away.
- Disconnect FWP only when the SWE, ESU, PSU, EV, PV, P, and E bits in FLMCR1 are cleared. Make sure that the SWE, ESU, PSU, EV, PV, P, and E bits are not set by mistake when applying voltage to FWP pin or disconnecting.

Do not apply a constant low level to the FWP pin: If a program runs away while low level is applied to FWP pin, incorrect programming or erasing may occur. Apply a low level to the FWP

pin only when programming or erasing flash memory. Avoid creating a system configuration in which a low level is constantly applied to the FWP pin. Also, while a low level is applied to the FWP pin, the watchdog timer should be activated to prevent excess programming or excess erasing due to program runaway, etc.

Use the recommended algorithm when programming and erasing flash memory: The recommended algorithm enables programming and erasing to be carried out without subjecting the device to voltage stress or sacrificing program data reliability. When setting the P or E bit in FLMCR1, the watchdog timer should be set beforehand as a precaution against program runaway, etc.

Do not set or clear the SWE bit during execution of a program in flash memory: Wait for at least 100 µs after clearing the SWE bit before executing a program or reading data in flash memory. When the SWE bit is set, data in flash memory can be rewritten. Access flash memory only for verify operations (verification during programming/erasing). Also, do not clear the SWE bit during programming, erasing, or verifying. Similarly, when using the RAM emulation function while a low level is being input to the FWP pin, the SWE bit must be cleared before executing a program or reading data in flash memory. However, the RAM area overlapping flash memory space can be read and written to regardless of whether the SWE bit is set or cleared.

Do not use interrupts while flash memory is being programmed or erased: All interrupt requests, including NMI, should be disabled during FWP application to give priority to program/erase operations.

Do not perform additional programming. Erase the memory before reprogramming: In onboard programming, perform only one programming operation on a 128-byte programming unit block. In programmer mode, too, perform only one programming operation on a 128-byte programming unit block. Programming should be carried out with the entire programming unit block erased.

Before programming, check that the chip is correctly mounted in the EPROM programmer: Overcurrent damage to the device can result if the index marks on the EPROM programmer socket, socket adapter, and chip are not correctly aligned.

Do not touch the socket adapter or chip during programming: Casual contact with either of these by hand or something while programming can generate a transient noise on the FWP and RESET pins or cause incorrect programming or erasing due to bad electrical contact.

Reset the flash memory before turning on the power: If V_{cc} is applied to the RESET pin while in high state, mode signals are not correctly downloaded, causing MCU's runaway. In a case where FWP pin is in low state, incorrect programming or erasing can occur.

Apply the reset signal while SWE is low to reset the flash memory during its operation: The reset signal is applied at least 100 µs after the SWE bit has been cleard.

Comply with power-on procedure designated by the programmer maker: When executing an on-board writing with a programmer, incorrect programming or erasing may occur unless the power-on procedure designated by the programmer makers is applied.




Figure 18.11 Power-On/Off Timing (Boot Mode)




Figure 18.12 Power-On/Off Timing (User Program Mode)






Figure 18.13 Mode Transition Timing (Example: Boot Mode → User Mode → User Program Mode)



Section 19 Mask ROM

This LSI is available with 64 kbytes or 128 kbytes of on-chip ROM. The on-chip ROM is connected to the CPU and data transfer controller (DTC) through a 32-bit data bus (figures 19.1 and 19.2). The CPU and DTC can access the on-chip ROM in 8, 16 and 32-bit widths. Data in the on-chip ROM can always be accessed in one cycle.




Figure 19.1 Mask ROM Block Diagram (SH7148)




Figure 19.2 Mask ROM Block Diagram (SH7048)

The operating mode determines whether the on-chip ROM is valid or not. The operating mode is selected using mode-setting pins FWP and MD3 to MD0 as shown in table 3.1. Only the mode 3 is supported in this LSI. The on-chip ROM is allocated to addresses H'00000000 to H'0000FFFF of memory area 0 (SH7148), H'00000000 to H'0001FFFF of memory area 0 (SH7048).

19.1 Usage Note

• Setting module standby mode

For mask ROM, this module can be disabled/enabled by the module standby control register. Mask ROM operation is enabled for the initial value. Accessing mask ROM is disabled by setting module standby mode. For more information, see section 21, Power-Down Modes.



Section 20 RAM

The SH7046 Group has an on-chip high-speed static RAM. The on-chip RAM is connected to the CPU, data transfer controller (DTC) by a 32-bit data bus, enabling 8, 16, or 32-bit width access to data in the on-chip RAM. Data in the on-chip RAM can always be accessed in one cycle, providing high-speed access that makes this RAM ideal for use as a program area, stack area, or data area. The contents of the on-chip RAM are retained in both sleep and software standby modes.

The on-chip RAM can be enabled or disabled by means of the RAME bit in the system control register (SYSCR). For details on the system control register (SYSCR), refer to section 21.2.2, System Control Register (SYSCR).

Product Type	Type of ROM	RAM Capacity	RAM Address
SH7046	Flash memory	12 kbytes	H'FFFFD000 to H'FFFFFFF
	Mask ROM	4 kbytes	H'FFFFF000 to H'FFFFFFF

20.1 Usage Note

Module Standby Mode Setting

RAM can be enabled/disabled by the module standby control register. The initial value enables RAM operation. RAM access is disabled by setting the module standby mode. For details, see section 21, Power-Down Modes.



Section 21 Power-Down Modes

In addition to the normal program execution state, this LSI has four power-down modes in which operation of the CPU and oscillator is halted and power dissipation is reduced. Low-power operation can be achieved by individually controlling the CPU, on-chip peripheral functions, and so on.

This LSI's power-down modes are as follows:

- (1) Sleep mode
- (2) Software standby mode
- (3) Module standby mode

Sleep mode indicates the state of the CPU, and module standby mode indicates the state of the onchip peripheral function (including the bus master other than the CPU). Some of these states can be combined.

After a reset, the LSI is in normal-operation mode.

Table 21.1 lists internal operation states in each mode.

Table 21.1 Internal Operation States in Each Mode

Function		Normal operation	Sleep	Module Standby	Software Standby
System clock	pulse generator	Functioning	Functioning	Functioning	Halted
CPU	Instructions	Functioning	Halted (retained)	Functioning	Halted
	Registers				(retained)
External interrupts	NMI	Functioning	Functioning	Functioning	Functioning
	IRQ3 to IRQ0				
Peripheral functions	UBC	Functioning	Functioning	Halted (reset)	Halted (retained)
	DTC	Functioning	Functioning	Halted (reset)	Halted (reset)
	I/O port	Functioning	Functioning	Functioning	Retained
	WDT	Functioning	Functioning	Functioning	Halted (retained)
	SCI	Functioning	Functioning	Halted (reset)	Halted (reset)
	A/D				
	MTU				
	CMT				
	MMT	_			
	ROM	Functioning	Functioning	Halted (reset)	Halted (reset)
	RAM	Functioning	Functioning	Retained	Retained

Notes: 1. "Halted (retained)" means that the operation of the internal state is suspended, although internal register values are retained.

2. "Halted (reset)" means that internal register values and internal state are initialized.

- 3. In module standby mode, only modules for which a stop setting has been made are halted (reset or retained).
- 4. There are two types of on-chip peripheral module registers; ones which are initialized in software standby mode and module standby mode, and those not initialized those modes. For details, refer to appendix A.3, Register States in Each Operating Mode.
- The port high-impedance bit (HIZ) in SBYCR sets the state of the I/O port in software standby mode. For details on the setting, refer to section 21.2.1, Standby Control Register (SBYCR). For the state of pins, refer to appendix B, Pin States.






Figure 21.1 Mode Transition Diagram

21.1 Input/Output Pins

Table 21.2 lists the pins relating to power-down mode.

Table 21.2Pin Configuration

Pin Name	I/O	Function	
RES	Input	Power-on reset input pin	
MRES	Input	Manual reset input pin	

21.2 Register Descriptions

Registers related to power down modes are shown below. For details on register addresses and register states during each process, refer to appendix A, Internal I/O Register.

- Standby control register (SBYCR)
- System control register (SYSCR)
- Module standby control register 1 (MSTCR1)
- Module standby control register 2 (MSTCR2)

21.2.1 Standby Control Register (SBYCR)

SBYCR is an 8-bit readable/writable register that performs software standby mode control.

Bit	Bit Name	Initial Value	R/W	Description
7	SSBY	0	R/W	Software Standby
				This bit specifies the transition mode after executing the SLEEP instruction.
				0: Shifts to sleep mode after the SLEEP instruction has been executed
				 Shifts to software standby mode after the SLEEP instruction has been executed
				This bit cannot be set to 1 when the watchdog timer (WDT) is operating (when the TME bit in TCSR of the WDT is set to 1). When transferring to software standby mode, clear the TME bit to 0, stop the WDT, then set the SSBY bit to 1.

Bit	Bit Name	Initial Value	R/W	Description
6	HIZ	0	R/W	Port High-Impedance
				In software standby mode, this bit selects whether the pin state of the I/O port is retained or changed to high- impedance.
				0: In software standby mode, the pin state is retained.
				 In software standby mode, the pin state is changed to high-impedance.
				The HIZ bit cannot be set to 1 when the TEM bit in TCSR of the WDT is set to 1.
				When changing the pin state of the I/O port to high- impedance, clear the TEM bit to 0, then set the HIZ bit to 1.
5	_	0	R	Reserved
				This bit is always read as 0, and should always be written with 0.
4 to 1		All 1	R	Reserved
				These bits are always read as 1, and should always be written with 1.
0	IRQEL	1	R/W	IRQ3 to IRQ0 Enable
				IRQ interrupts are enabled to clear software standby mode.
				0: Software standby mode is cleared.
				1: Software standby mode is not cleared.

21.2.2 System Control Register (SYSCR)

SYSCR is an 8-bit readable/writable register that performs enables/disables the access to the onchip RAM.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 1	R/W	Reserved
				These bits are always read as 1, and should always be written with 1.
5 to 1	_	All 0	R	Reserved
				These bits are always read as 0, and should always be written with 0.
0	RAME	1	R/W	RAM Enable
				This bit enables/disables the on-chip RAM.
				0: On-chip RAM disabled
				1: On-chip RAM enabled
				When this bit is cleared to 0, the access to the on-chip RAM is disabled. In this case, an undefined value is returned when reading or fetching the data or instruction from the on-chip RAM, and writing to the on-chip RAM is ignored.
				When RAME is cleared to 0 to disable the on-chip RAM, an instruction to access the on-chip RAM should not be set next to the instruction to write to SYSCR. If such an instruction is set, normal access is not guaranteed.
				When RAME is set to 1 to enable the on-chip RAM, an instruction to read SYSCR should be set next to the instruction to write to SYSCR. If an instruction to access the on-chip RAM is set next to the instruction to write to SYSCR, normal access is not guaranteed.



21.2.3 Module Standby Control Registers 1 and 2 (MSTCR1 and MSTCR2)

MSTCR, comprising two 16-bit readable/writable registers, performs module standby mode control. Setting a bit to 1, the corresponding module enters module standby mode, while clearing the bit to 0 clears the module standby mode.

MSTCR1

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 12	—	All 1	R/W	Reserved
				These bits are always read as 1, and should always be written with 1.
11	MSTP27	0	R/W	On-chip RAM
10	MSTP26	0	R/W	On-chip ROM
9	MSTP25	0	R/W	Data transfer controller (DTC)
8	MSTP24	0	R/W	Set the identical value to MSTP25 and MSTP24, respectively. When setting module standby, write b'11, while clearing, write b'00.
7, 6	_	All 0	R	Reserved
				These bits are always read as 0, and should always be written with 0.
5, 4	_	All 1	R/W	Reserved
				These bits are always read as 1, and should always be written with 1.
3	MSTP19	1	R/W	Serial communication interface 3 (SCI_3)
2	MSTP18	1	R/W	Serial communication interface 2 (SCI_2)
1, 0	_	All 1	R/W	Reserved
				These bits are always read as 1, and should always be written with 1

MSTCR2

		Initial		
Bit	Bit Name	Value	R/W	Description
15	_	1	R/W	Reserved
				This bit is always read as 1, and should always be written with 1.
14	MSTP14	1	R/W	Motor management timer (MMT)
13	MSTP13	1	R/W	Multi-function timer pulse unit (MTU)
12	MSTP12	1	R/W	Compare match timer (CMT)
11	_	0	R	Reserved
10	_	0	R/W	These bits are always read as 0, and should always be written with 0.
9, 8	_	All 0	R/W	Reserved
				These bits are always read as 0, and should always be written with 0.
7		1	R/W	Reserved
				This bit is always read as 1, and should always be written with 1.
6	MSTP6	1	R/W	A/D converter (A/D2)
5	MSTP5	1	R/W	A/D converter (A/D1)
4	MSTP4	1	R/W	A/D converter (A/D0)
3 to 1		All 0	R	Reserved
				These bits are always read as 0, and should always be written with 0.
0	MSTP0	0	R/W	User break controller (UBC)



21.3 Operation

21.3.1 Sleep Mode

Transition to Sleep Mode: If SLEEP instruction is executed while the SSBY bit in SBYCR = 0, the CPU enters sleep mode. In sleep mode, CPU operation stops, however the contents of the CPU's internal registers are retained. Peripheral functions except the CPU do not stop.

In sleep mode, data should not be accessed by the DTC.

Clearing Sleep Mode: Sleep mode is cleared by the conditions below.

• Clearing by the power-on reset

When the $\overline{\text{RES}}$ pin is driven low, the CPU enters the reset state. When the $\overline{\text{RES}}$ pin is driven high after the elapse of the specified reset input period, the CPU starts the reset exception handling.

When an internal power-on reset by the WDT occurs, sleep mode is also cleared.

• Clearing by the manual reset

When the $\overline{\text{MRES}}$ pin is driven low while the $\overline{\text{RES}}$ pin is high, the CPU shifts to the manual reset state and thus sleep mode is cleared.

When an internal manual reset by the WDT occurs, sleep mode is also cleared.

21.3.2 Software Standby Mode

Transition to Software Standby Mode: A transition is made to software standby mode if the SLEEP instruction is executed while the SSBY bit in SBYCR is set to 1. In this mode, the CPU, on-chip peripheral functions, and the oscillator, all stop.

However, the contents of the CPU's internal registers and on-chip RAM data are retained as long as the specified voltage is supplied. There are two types of on-chip peripheral module registers; ones which are initialized by software standby mode, and those not initialized by that mode. For details, refer to appendix A.3, Register States in Each Operating Mode. The port high-impedance bit (HIZ) in SBYCR sets the state of the I/O port either to "retained" or "high-impedance". For the state of pins, refer to appendix B, Pin States. In software standby mode, the oscillator stops and thus power consumption is significantly reduced.

Clearing Software Standby Mode: Software standby mode is cleared by the condition below.

• Clearing by the NMI interrupt input

When the falling edge or rising edge of the NMI pin (selected by the NMI edge select bit (NMIE) in ICR1 of the interrupt controller (INTC)) is detected, clock oscillation is started. This clock pulse is supplied only to the watchdog timer (WDT).

After the elapse of the time set in the clock select bits (CKS2 to CKS0) in TCSR of the WDT before the transition to software standby mode, the WDT overflow occurs. Since this overflow indicates that the clock has been stabilized, clock pulse will be supplied to the entire chip after this overflow. Software standby mode is thus cleared and the NMI exception handling is started.

When clearing software standby mode by the NMI interrupt, set CKS2 to CKS0 bits so that the WDT overflow period will be longer than the oscillation stabilization time.

When software standby mode is cleared by the falling edge of the NMI pin, the NMI pin should be high when the CPU enters software standby mode (when the clock pulse stops) and should be low when the CPU returns from standby mode (when the clock is initiated after the oscillation stabilization). When software standby mode is cleared by the rising edge of the NMI pin, the NMI pin should be low when the CPU enters software standby mode (when the clock pulse stops) and should be high when the CPU returns from software standby mode (when the clock pulse stops) and should be high when the CPU returns from software standby mode (when the clock is initiated after the oscillation stabilization).

• Clearing by the $\overline{\text{RES}}$ pin

When the $\overline{\text{RES}}$ pin is driven low, clock oscillation is started. At the same time as clock oscillation is started, clock pulse is supplied to the entire chip. Ensure that the $\overline{\text{RES}}$ pin is held low until clock oscillation stabilizes. When the $\overline{\text{RES}}$ pin is driven high, the CPU starts the reset exception handling.

• Clearing by the IRQ interrupt input

When the IRQEL bit in the standby control register (SBYCR) is set to 1 and when the falling edge or rising edge of the IRQ pin (selected by the IRQ3S to IRQ0S bits in ICR1 of the interrupt controller (INTC) and the IRQ3ES[1:0] to IRQ0ES[1:0] bits in ICR2) is detected, clock oscillation is started.* This clock pulse is supplied only to the watchdog timer (WDT). The IRQ interrupt priority level should be higher than the interrupt mask level set in the status register (SR) of the CPU before the transition to software standby mode.

After the elapse of the time set in the clock select bits (CKS2 to CKS0) in TCSR of the WDT before the transition to software standby mode, the WDT overflow occurs. Since this overflow indicates that the clock has been stabilized, clock pulse will be supplied to the entire chip after this overflow. Software standby mode is thus cleared and the IRQ exception handling is started.

When clearing software standby mode by the IRQ interrupt, set CKS2 to CKS0 bits so that the WDT overflow period will be longer than the oscillation stabilization time.

When software standby mode is cleared by the falling edge or both edges of the \overline{IRQ} pin, the \overline{IRQ} pin should be high when the CPU enters software standby mode (when the clock pulse stops) and should be low when the CPU returns from software standby mode (when the clock is initiated after the oscillation stabilization). When software standby mode is cleared by the rising edge of the \overline{IRQ} pin, the \overline{IRQ} pin should be low when the CPU returns from software standby mode is cleared by the rising edge of the \overline{IRQ} pin, the \overline{IRQ} pin should be low when the CPU enters software standby mode (when the clock pulse stops) and should be high when the CPU returns from software standby mode (when the clock is initiated after the oscillation stabilization).

Note: * When the \overline{IRQ} pin is set to falling-edge detection or both-edge detection, clock oscillation starts at falling-edge detection. When the \overline{IRQ} pin is set to rising-edge detection, clock oscillation starts at rising-edge detection. Do not set the \overline{IRQ} pin to low-level detection.

Software Standby Mode Application Example: Figure 21.2 shows an example in which a transition is made to software standby mode at the falling edge of the NMI pin, and software standby mode is cleared at a rising edge of the NMI pin.

In this example, when the NMI pin is driven low while the NMI edge select bit (NMIE) in ICR1 is 0 (falling edge detection), an NMI interrupt is accepted. Then, the NMIE bit is set to 1 (rising edge detection) in the NMI exception service routine, the SSBY bit in SBYCR is set to 1, and a SLEEP instruction is executed to transfer to software standby mode.

Software standby mode is cleared by driving the NMI pin from low to high.




Figure 21.2 NMI Timing in Software Standby Mode

21.3.3 Module Standby Mode

Module standby mode can be set for individual on-chip peripheral functions.

When the corresponding MSTP bit in MSTCR is set to 1, module operation stops at the end of the bus cycle and a transition is made to module standby mode. The CPU continues operating independently.

When the corresponding MSTP bit is cleared to 0, module standby mode is cleared and the module starts operating at the end of the bus cycle. In module standby mode, the internal states of modules are initialized.

After reset clearing, the SCI, MTU, MMT, CMT, and A/D converter are in module standby mode.

When an on-chip supporting module is in module standby mode, read/write access to its registers is disabled.



21.4 Usage Notes

21.4.1 I/O Port Status

When a transition is mode to software standby mode while the port high-impedance bit (HIZ) in SBYCR is 0, I/O port states are retained. Therefore, there is no reduction in current consumption for the output current when a high-level signal is output.

21.4.2 Current Consumption during Oscillation Stabilization Wait Period

Current consumption increases during the oscillation stabilization wait period.

21.4.3 On-Chip Peripheral Module Interrupt

Relevant interrupt operations cannot be performed in module standby mode. Consequently, if the CPU enters module standby mode while an interrupt has been requested, it will not be possible to clear the CPU interrupt source or the DTC activation source.

Interrupts should therefore be disabled before entering module standby mode.

21.4.4 Writing to MSTCR1 and MSTCR2

MSTCR1 and MSTCR2 should only be written to by the CPU.

21.4.5 DTC Operation in Sleep Mode

In sleep mode, data should not be accessed by the DTC.



Section 22 Electrical Characteristics

22.1 Absolute Maximum Ratings

Table 22.1 shows the absolute maximum ratings.

Table 22.1 Absolute Maximum Ratings

Item		Symbol	Rating	Unit
Power supply voltage		V _{cc}	–0.3 to + 7.0	V
Input voltage	EXTAL pins	Vin	–0.3 to V _{cc} + 0.3	V
	All pins other than analog input and EXTAL pins	Vin	-0.3 to V_{cc} + 0.3	V
Analog supply voltage		AV _{cc}	–0.3 to + 7.0	V
Analog input voltage		V _{AN}	–0.3 to AV $_{\rm cc}$ + 0.3	V
Operating temperature (except writing or	Standard product*	T _{opr}	–20 to + 75	°C
erasing flash memory)	Wide temperature-range product*		-40 to + 85	
Operating temperature (memory)	writing or erasing flash	T_{WEopr}	–20 to + 75	°C
Storage temperature		T _{stg}	-55 to + 125	°C
[Operating precaution]				

Operating the LSI in excess of the absolute maximum ratings may result in permanent damage.

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

22.2 DC Characteristics

Table 22.2DC Characteristics

Conditions: $V_{cc} = 4.0$ to 5.5 V, $AV_{cc} = 4.0$ to 5.5 V, $V_{ss} = PLLV_{ss} = AV_{ss} = 0$ V, $T_a = -20^{\circ}C$ to $+75^{\circ}C$ (Standard product)^{*1}, $T_a = -40^{\circ}C$ to $+85^{\circ}C$ (Wide temperature-range product)^{*1}.

Item		Symbol	Min	Тур	Мах	Unit	Measurement Conditions
voltage (except	RES, MRES, NMI, FWP, MD3 to MD0	$V_{\rm IH}$	$V_{cc} - 0.7$	—	V _{cc} + 0.3	V	
Schmitt trigger input voltage)	EXTAL	_	V_{cc} – 0.7	_	V _{cc} + 0.3	V	
input voltage)	A/D port	_	2.2	_	AV_{cc} + 0.3	V	
	Other input pins		2.2	—	V _{cc} + 0.3	V	
Input low-level voltage (except Schmitt trigger	RES, MRES, NMI, FWP, MD3 to MD0, EXTAL	V _{IL}	-0.3	_	0.5	V	
input voltage)	Other input pins	_	-0.3	_	0.8	V	
Schmitt trigger	IRQ3 to IRQ0, POE6 to POE0, TCLKA to TCLKD,	$V_{{}_{T^{*}}}(V_{{}_{I\!H}})$	$V_{cc} - 0.5$	_	V _{cc} + 0.3	V	
input voltage		$V_{T_{-}}(V_{L})$	-0.3	_	1.0	V	
	TIOCOA to TIOCOD, TIOC1A, TIOC1B, TIOC2A, TIOC2B, TIOC3A to TIOC3D, TIOC4A to TIOC4D	V _{T+} -V _{T-}	0.4		_	V	
Input leak current	RES, MRES, NMI, FWP, MD3 to MD0	I _{in}	_		1.0	μA	Vin = 0.5 to V _{cc} -0.5 V
	Ports F and G		_	—	1.0	μA	Vin = 0.5 to AV _{cc} -0.5 V
	Other input pins		_		1.0	μA	Vin = 0.5 to V _{cc} -0.5 V

Item			Symbol	Min	Тур	Max	Unit	Measurement Conditions
Three-state leak current (while OFF)	Ports A, B	, and E	_{tsi}	_		1.0	μA	Vin = 0.5 to V _{cc} -0.5 V
Output high-	All output	pins	V _{oh}	$V_{cc} - 0.5$	—	—	V	I _{oH} = -200 μA
level voltage				3.5		_	V	I _{он} = -1 mA
Output low-	All output	pins	V _{ol}		_	0.4	V	I _{oL} = 1.6 mA
level voltage	PE9, PE1	1 to PE21	-	_	_	1.5	V	I _{oL} = 15 mA
Input	RES		C _{in}	_	_	80	pF	Vin = 0 V
capacitance								φ= 1 MHz
								Ta = 25°C
	NMI		-	_	_	50	pF	
	All other in	nput pins	-	_	—	20	pF	
Current	Normal	Clock 1:1	I _{cc}	_	130	160	mA	φ = 40 MHz
consumption*2	operation	Clock 1:1/2	-	_	160	180	mA	$\phi = 50 \text{ MHz}$
	Sleep	Clock 1:1	_	_	110	130	mA	φ = 40 MHz
		Clock 1:1/2	-	_	110	130	mA	$\phi = 50 \text{ MHz}$
	Standby		-	_	1	10	μA	$T_a \le 50^\circ C$
				_	_	50	μA	$50^{\circ}C < T_{a}$
Analog supply current	During A/I conversion converter	n, A/D	Al _{cc}	_	3.0	5.0	mA	
	During sta	ndby	-			5.0	μA	
RAM standby vo	oltage		V_{RAM}	2.0	_	_	V	V _{cc}

[Operating precaution]

When the A/D converter is not used, do not leave the AV_{cc} , and AV_{ss} pins open.

Notes: 1. See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

2. The current consumption is measured when V_{IH}min = V_{cc} – 0.5 V, V_{IL} = 0.5 V, with all output pins unloaded.

Table 22.3 Permitted Output Current Values

Conditions: $V_{cc} = 4.0 \text{ V}$ to 5.5 V, $AV_{cc} = 4.0 \text{ V}$ to 5.5 V, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to +75°C (Standard product)^{*1}, $T_a = -40^{\circ}\text{C}$ to +85°C (Wide temperature-range product)^{*1}.

Item	Symbol	Min	Тур	Max	Unit
Output low-level permissible current (per pin)	I _{ol}		_	2.0*2	mA
Output low-level permissible current (total)	ΣI_{OL}		—	110	mA
Output high-level permissible current (per pin)	—І _{он}		—	2.0	mA
Output high-level permissible current (total)	$\Sigma - I_{_{OH}}$		—	25	mA

[Operating precautions]

To assure LSI reliability, do not exceed the output values listed in this table.

Notes: 1. See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

2. I_{oL} = 15 mA (max) about the pins PE9, PE11 to PE21. However, three pins at most are permitted to have simultaneously I_{oL} > 2.0 mA among these pins.



22.3 AC Characteristics

22.3.1 Test Conditions for the AC Characteristics




Figure 22.1 Output Load Circuit

22.3.2 Clock Timing

Table 22.4 shows the clock timing.

Table 22.4 Clock Timing

Conditions: $V_{cc} = 4.0 \text{ V}$ to 5.5 V, $AV_{cc} = 4.0 \text{ V}$ to 5.5 V, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to +75°C (Standard product)^{*}, $T_a = -40^{\circ}\text{C}$ to +85°C (Wide temperature-range product)^{*}.

Item		Symbol	Min	Мах	Unit	Figures
Operating frequency	50MHz operation*	f _{op}	4	50	MHz	Figure 22.2
	40MHz operation*		4	40		
Clock cycle time	50MHz operation*	t _{cyc}	20	250	ns	_
	40MHz operation*		25	250		
Clock low-level pulse	width	t _{cL}	4		ns	
Clock high-level pulse	e width	t _{сн}	4		ns	
Clock rise time		t _{cr}		5	ns	
Clock fall time		t _{cf}	_	5	ns	
EXTAL clock input	50MHz operation*	f _{EX}	4	12.5	MHz	Figure 22.3
frequency	40MHz operation*		4	10.0		
EXTAL clock input	50MHz operation*	t _{EXcyc}	80	250	ns	
cycle time	40MHz operation*		100	250		
EXTAL clock input	50MHz operation*	t _{EXL}	35		ns	
low-level pulse width	40MHz operation*		45	_		
EXTAL clock input	50MHz operation*	t _{exh}	35		ns	
high-level pulse width	40MHz operation*		45			
EXTAL clock input rise time		t _{exr}	_	5	ns	
EXTAL clock input fall time		t _{exe}	_	5	ns	
Reset oscillation settling time		t _{osc1}	10	_	ms	Figure 22.4
Standby return oscilla	tion settling time	t _{osc2}	10		ms	
Clock cycle time for p	eripheral modules	t _{pcyc}	25	500	ns	

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.




Figure 22.2 System Clock Timing




Figure 22.3 EXTAL Clock Input Timing




Figure 22.4 Oscillation Settling Time

22.3.3 Control Signal Timing

Table 22.5 shows control signal timing.

Table 22.5Control Signal Timing

Conditions: $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}, \text{AV}_{cc} = 4.0 \text{ V to } 5.5 \text{ V}, \text{V}_{ss} = \text{PLLV}_{ss} = \text{AV}_{ss} = 0 \text{ V}, \text{ } \text{T}_{a} = -20^{\circ}\text{C}$ to +75°C (Standard product)^{*1}, $\text{T}_{a} = -40^{\circ}\text{C}$ to +85°C (Wide temperature-range product)^{*1}.

Item	Symbol	Min	Max	Unit	Figures
RES rise time, fall time	t_{RESr}, t_{RESf}	_	200	ns	Figure 22.5
RES pulse width	t _{resw}	25		t _{cyc}	Figure 22.6
RES setup time	t _{ress}	19	_	ns	
MRES pulse width	t _{mresw}	20	_	t _{cyc}	
MRES setup time	t _{MRESS}	19	_	ns	
MD3 to MD0 setup time	t _{MDS}	20	_	t _{cyc}	
NMI rise time, fall time	t _{nmir} , t _{nmiif}	_	200	ns	
NMI setup time	t _{NMIS}	19	_	ns	Figure 22.7
$\overline{\text{IRQ3}}$ to $\overline{\text{IRQ0}}$ setup time ^{*2} (edge detection)	t _{irqes}	19	_	ns	
$\overline{\text{IRQ3}}$ to $\overline{\text{IRQ0}}$ setup time ^{*2} (level detection)	t _{irqls}	19	_	ns	
NMI hold time	t _{nmin}	19		ns	
IRQ3 to IRQ0 hold time	t _{irqen}	19		ns	
IRQOUT output delay time	t _{irqod}	_	100	ns	Figure 22.8

Notes: 1. See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

2. The RES, MRES, NMI and IRQ3 to IRQ0 signals are asynchronous inputs, but when the setup times shown here are observed, the signals are considered to have been changed at clock rise (RES, MRES) or fall (NMI and IRQ3 to IRQ0). If the setup times are not observed, the recognition of these signals may be delayed until the next clock rise or fall.






Figure 22.5 Reset Input Timing




Figure 22.6 Reset Input Timing




Figure 22.7 Interrupt Signal Input Timing




Figure 22.8 Interrupt Signal Output Timing



22.3.4 Multi-Function Timer Pulse Unit (MTU)Timing


Table 22.6 shows Multi-Function timer pulse unit timing.


Table 22.6 Multi-Function Timer Pulse Unit Timing

Conditions: $V_{cc} = 4.0 \text{ V}$ to 5.5 V, $AV_{cc} = 4.0 \text{ V}$ to 5.5 V, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to +75°C (Standard product)^{*}, $T_a = -40^{\circ}\text{C}$ to +85°C (Wide temperature-range product)^{*}.

Item	Symbol	Min	Max	Unit	Figures
Output compare output delay time	t _{TOCD}		100	ns	Figure 22.9
Input capture input setup time	t _{TICS}	19		ns	
Timer input setup time	t _{TCKS}	20		ns	Figure 22.10
Timer clock pulse width (single edge specified)	t _{TCKWH/L}	1.5		t _{pcyc}	
Timer clock pulse width (both edges specified)	t _{TCKWH/L}	2.5	_	t _{pcyc}	
Timer clock pulse width (phase count mode)	t _{TCKWH/L}	2.5	_	t _{pcyc}	

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.








Figure 22.10 MTU Clock Input Timing



22.3.5 I/O Port Timing

Table 22.7 shows I/O port timing.

Table 22.7 I/O Port Timing

Conditions: $V_{cc} = 4.0 \text{ V}$ to 5.5 V, $AV_{cc} = 4.0 \text{ V}$ to 5.5 V, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to +75°C (Standard product)^{*}, $T_a = -40^{\circ}\text{C}$ to +85°C (Wide temperature-range product)^{*}.

Item	Symbol	Min	Max	Unit	Figures
Port output data delay time	t _{PWD}		100	ns	Figure 22.11
Port input hold time	t _{PRH}	19	_	ns	
Port input setup time	t _{PRS}	19	—	ns	

[Operating precaution]

The port input signals are asynchronous. They are, however, considered to have been changed at CK clock falling edge with two-state intervals shown in figure 22.11. If the setup times shown here are not observed, recognition may be delayed until the clock falling two states after that timing.

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.




Figure 22.11 I/O Port Input/Output timing

22.3.6 Watchdog Timer (WDT)Timing

Table 22.8 shows watchdog timer timing.

Table 22.8 Watchdog Timer Timing

Conditions: $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}, \text{AV}_{cc} = 4.0 \text{ V to } 5.5 \text{ V}, \text{V}_{ss} = \text{PLLV}_{ss} = \text{AV}_{ss} = 0 \text{ V}, \text{T}_{a} = -20^{\circ}\text{C}$ to +75°C (Standard product)^{*}, $\text{T}_{a} = -40^{\circ}\text{C}$ to +85°C (Wide temperature-range product)^{*}.

Item	Symbol	Min	Max	Unit	Figures
WDTOVF delay time	t _{wovd}	—	100	ns	Figure 22.12
Note: * See page 2 for	r correspondence	of the stand	hard product	wide tempe	rature-range

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.




Figure 22.12 WDT Timing



22.3.7 Serial Communication Interface (SCI)Timing

Table 22.9 shows serial communication interface timing.

Table 22.9 Serial Communication Interface Timing

Conditions: $V_{cc} = 4.0 \text{ V}$ to 5.5 V, $AV_{cc} = 4.0 \text{ V}$ to 5.5 V, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to +75°C (Standard product)^{*}, $T_a = -40^{\circ}\text{C}$ to +85°C (Wide temperature-range product)^{*}.

Item	Symbol	Min	Max	Unit	Figures
Input clock cycle	t _{scyc}	4		t _{pcyc}	Figure 22.13
Input clock cycle (clock sync)	t _{scyc}	6		t _{pcyc}	
Input clock pulse width	t _{sckw}	0.4	0.6	t _{scyc}	
Input clock rise time	t _{sckr}		1.5	t _{pcyc}	
Input clock fall time	t _{sckf}	_	1.5	t _{pcyc}	
Transmit data delay time	t _{TxD}		100	ns	Figure 22.14
Received data setup time	t _{RxS}	100		ns	
Received data hold time	t _{RxH}	100		ns	

[Operating precaution]

The inputs and outputs are asynchronous in asynchronous mode, but as shown in figure 22.14, the received data is considered to have been changed at CK clock rise (two-clock intervals). The transmit signals change with a reference of CK clock rise (two-clock intervals).

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.




Figure 22.13 SCI Input Timing




Figure 22.14 SCI Input/Output Timing



22.3.8 Motor Management Timer (MMT) Timing

Table 22.10 Motor Management Timer Timing

Conditions: $V_{cc} = 4.0 \text{ V}$ to 5.5 V, $AV_{cc} = 4.0 \text{ V}$ to 5.5 V, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to +75°C (Standard product)^{*}, $T_a = -40^{\circ}\text{C}$ to +85°C (Wide temperature-range product)^{*}.

Item	Symbol	Min	Max	Unit	Figures
MMT output delay time	t _{MTOD}	_	100	ns	Figure 22.15
PCIO input (when input is set) setup time	t _{PCIS}	35	_	ns	_
PCIO input (when input is set) pulse width	t _{PCIW}	1.5	—	tpcyc	

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.




Figure 22.15 MMT Input/Output Timing

22.3.9 Port Output Enable (POE) Timing

Table 22.11 Port Output Enable (POE) Timing

Conditions: $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}, \text{AV}_{cc} = 4.0 \text{ V to } 5.5 \text{ V}, \text{V}_{ss} = \text{PLLV}_{ss} = \text{AV}_{ss} = 0 \text{ V}, \text{ } \text{T}_{a} = -20^{\circ}\text{C}$ to +75°C (Standard product)^{*}, $\text{T}_{a} = -40^{\circ}\text{C}$ to +85°C (Wide temperature-range product)^{*}.

Item	Symbol	Min	Max	Unit	Figures
POE input setup time	t _{POES}	100	—	ns	Figure 22.16
POE input pulse width	t _{POEW}	1.5	_	tpcyc	_

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.




Figure 22.16 POE Input/Output Timing



22.3.10 A/D Converter Timing

Table 22.12 shows A/D converter timing.

Table 22.12 A/D Converter Timing

Conditions: $V_{cc} = 4.0 \text{ V}$ to 5.5 V, $AV_{cc} = 4.0 \text{ V}$ to 5.5 V, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to +75°C (Standard product)^{*}, $T_a = -40^{\circ}\text{C}$ to +85°C (Wide temperature-range product)^{*}

Item	Symbol	Min	Тур	Max	Unit	Figure
External trigger input start delay time	$t_{_{TRGS}}$	50			ns	Figure 22.17

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.




Figure 22.17 External Trigger Input Timing

22.3.11 UBC Trigger Timing

Table 22.13 shows UBC trigger timing.

Table 22.13 UBC Trigger Timing

Conditions: $V_{cc} = 4.0 \text{ V}$ to 5.5 V, $AV_{cc} = 4.0 \text{ V}$ to 5.5 V, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to +75°C (Standard product)*, $T_a = -40^{\circ}\text{C}$ to +85°C (Wide temperature-range product)*

Item	Symbol	Min	Max	Unit	Figures
UBCTRG delay time	t _{ubctgd}	_	35	ns	Figure 22.18

Note: * See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.




Figure 22.18 UBC Trigger Timing



22.4 A/D Converter Characteristics

Table 22.14 shows A/D converter characteristics.

Table 22.14 A/D Converter Characteristics

Conditions: $V_{cc} = 4.0 \text{ V}$ to 5.5 V, $AV_{cc} = 4.0 \text{ V}$ to 5.5 V, $V_{ss} = PLLV_{ss} = AV_{ss} = 0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to +75°C (Standard product)^{*3}, $T_a = -40^{\circ}\text{C}$ to +85°C (Wide temperature-range product)^{*3}

Item	Min	Тур	Max	Unit
Resolution	10	10	10	bit
A/D conversion time	_	_	6.7 ^{*1} /5.4 ^{*2}	μs
Analog input capacitance	—	_	20	pF
Permitted analog signal source impedance	_	_	3 ^{*1} /1 ^{*2}	kΩ
Non-linear error (reference value)		—	±3.0 ^{*1} / ±5.0 ^{*2}	LSB
Offset error (reference value)	_	—	±3.0 ^{*1} / ±5.0 ^{*2}	LSB
Full-scale error (reference value)	_	—	±3.0 ^{*1} / ±5.0 ^{*2}	LSB
Quantization error	_	_	±0.5	LSB
Absolute error		—	±4.0 ^{*1} / ±6.0 ^{*2}	LSB

Notes: 1. Value when (CKS1, 0) = (11) and $t_{perc} = 50$ ns

2. Value when (CKS1, 0) = (11) and $t_{\text{perf}} = 40 \text{ ns}$

3. See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.

22.5 Flash Memory Characteristics

Table 22.15 shows flash memory characteristics.

Table 22.15 Flash Memory Characteristics

Conditions: $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}, \text{AV}_{cc} = 4.0 \text{ V to } 5.5 \text{ V}, \text{V}_{ss} = \text{PLLV}_{ss} = \text{AV}_{ss} = 0 \text{ V}, \text{T}_{a} = -20^{\circ}\text{C}$ to +75°C (Standard product)^{*6}, $\text{T}_{a} = -40^{\circ}\text{C}$ to +85°C (Wide temperature-range product)^{*6}.

Item		Symbol	Min	Тур	Max	Unit	Remarks
Programming		t _P	—	10	200	ms/ 128 bytes	i
Erase time*1,*	3, *5	t _e	_	100	1200	ms/block	
Reprogrammir	ng count	N_{wec}	100*7	10000	*8	Times	Standard product
		N _{wec}	_	_	100	Times	Wide temperature- range product
Data retained	time	t _{DRP}	10 ^{*9}	—	_	years	
Programming	Wait time after SWE bit setting ^{*1}	t _{sswe}	1	1	_	μs	
	Wait time after PSU bit setting*1	t _{spsu}	50	50	_	μs	
	Wait time after P bit setting ^{*1*4}	t _{sp30}	28	30	32	μs	Programming time wait
		t _{sp200}	198	200	202	μs	Programming time wait
		t _{sp10}	8	10	12	μs	Additional- programming time wait
	Wait time after P bit clear*1	t _{cp}	5	5		μs	
	Wait time after PSU bit clear*1	t _{cpsu}	5	5		μs	
	Wait time after PV bit setting*1	t _{spv}	4	4	—	μs	
	Wait time after H'FF dummy write*1	t _{spvr}	2	2		μs	
	Wait time after PV bit clear*1	t _{cpv}	2	2		μs	
	Wait time after SWE bit clear*1	t _{cswe}	100	100		μs	
	Maximum programming count*1,*4	Ν			1000	Times	

Item		Symbol	Min	Тур	Max	Unit	Remarks
Erase	Wait time after SWE bit setting*1	t _{sswe}	1	1		μs	
	Wait time after ESU bit setting*1	t _{sesu}	100	100		μs	
	Wait time after E bit setting*1*5	t _{se}	10	10	100	ms	Erase time wait
	Wait time after E bit clear*1	t _{ce}	10	10		μs	
	Wait time after ESU bit clear*1	t _{cesu}	10	10		μs	
	Wait time after EV bit setting*1	t _{sev}	20	20		μs	
	Wait time after H'FF dummy write*1	t _{sevr}	2	2		μs	
	Wait time after EV bit clear*1	t _{cev}	4	4		μs	
	Wait time after SWE bit clear*1	t _{cswe}	100	100	—	μs	
	Maximum erase count*1*5	Ν	12		120	Times	

Notes: 1. Make each time setting in accordance with the program/program-verify algorithm or erase/erase-verify algorithm.

2. Programming time per 128 bytes (shows the total period for which the P-bit in the flash memory control register (FLMCR1) is set. It does not include the programming verification time.)

- 1-Block erase time (shows the total period for which the E-bit in FLMCR1 is set. It does not include the erase verification time.)
- 4. To specify the maximum programming time value (t_p (max)) in the 128-bytes programming algorithm, set the max. value (1000) for the maximum programming count (N). The wait time after P bit setting should be changed as follows according to the value of the programming counter (n).

Programming counter (n) = 1 to 6:

Programming counter (n) = 1 to 6: $t_{sp30} = 30 \ \mu s$ Programming counter (n) = 7 to 1000: $t_{sp20} = 200 \ \mu s$

[In additional programming]

Programming counter (n) = 1 to 6: $t_{sp10} = 10 \ \mu s$

 For the maximum erase time (t_e(max)), the following relationship applies between the wait time after E bit setting (t_{se}) and the maximum erase count (N):

 $t_{E}(max)$ = Wait time after E bit setting (t_{se}) x maximum erase count (N)

To set the maximum erase time, the values of $(t_{\mbox{\tiny se}})$ and (N) should be set so as to satisfy the above formula.

Examples: When $t_{se} = 100 \text{ ms}$, N = 12 times

When $t_{se} = 10 \text{ ms}$, N = 120 times

- 6. See page 2 for correspondence of the standard product, wide temperature-range product, and product model name.
- 7. All characteristics after rewriting are guaranteed up to this minimum rewriting times (therefore 1 to min. times).
- 8. Reference value at 25°C (A rough rewriting target number to which a rewriting usually functions)
- 9. Data retention characteristics when rewriting is executed within the specification values including minimum values.



Appendix A Internal I/O Register

The column "Access Size" shows the number of bits.

The column "Access States" shows the number of access states, in units of cycles, of the specified reference clock. B, W, and L in the column represent 8-bit, 16-bit, and 32-bit access, respectively.

A.1 Register Addresses (Order of Address)

Register Name	Abbreviation	Bits	Address	Module	Access Size	Access States
_		—	H'FFFF8000 to H'FFFF81BF	_		_
Serial mode register_2	SMR_2	8	H'FFFF81C0	SCI	8, 16	In Pø cycles
Bit rate register_2	BRR_2	8	H'FFFF81C1	(channel 2)	8	[–] B: 2 _W: 4
Serial control register_2	SCR_2	8	H'FFFF81C2	_	8, 16	
Transmit data register_2	TDR_2	8	H'FFFF81C3	-	8	
Serial status register_2	SSR_2	8	H'FFFF81C4	_	8, 16	
Receive data register_2	RDR_2	8	H'FFFF81C5	-	8	-
Serial direction control register_2	SDCR_2	8	H'FFFF81C6	-	8	
_	_	—	H'FFFF81C7 to H'FFFF81CF	_		_
Serial mode register_3	SMR_3	8	H'FFFF81D0	SCI	8, 16	_
Bit rate register_3	BRR_3	8	H'FFFF81D1	(channel 3)	8	-
Serial control register_3	SCR_3	8	H'FFFF81D2	-	8, 16	
Transmit data register_3	TDR_3	8	H'FFFF81D3	-	8	
Serial status register_3	SSR_3	8	H'FFFF81D4	-	8, 16	
Receive data register_3	RDR_3	8	H'FFFF81D5	-	8	
Serial direction control register_3	SDCR_3	8	H'FFFF81D6	-	8	
	_	_	H'FFFF81D7 to H'FFFF81EF	—		
	_	—	H'FFFF81F0 to H'FFFF81FF	_	—	_

Appendix A Internal I/O Register

Register Name	Abbreviation	Bits	Address	Module	Access Size	Access States
Timer control register_3	TCR_3	8	H'FFFF8200	MTU	8, 16, 32	
Timer control register_4	TCR_4	8	H'FFFF8201	Channels _3 and 4)	8	B: 2 W: 2
Timer mode register_3	TMDR_3	8	H'FFFF8202		8, 16	L: 4
Timer mode register_4	TMDR_4	8	H'FFFF8203	-	8	-
Timer I/O control register H_3	TIORH_3	8	H'FFFF8204	_	8, 16, 32	-
Timer I/O control register L_3	TIORL_3	8	H'FFFF8205	-	8	_
Timer I/O control register H_4	TIORH_4	8	H'FFFF8206	-	8, 16	-
Timer I/O control register L_4	TIORL_4	8	H'FFFF8207	-	8	_
Timer interrupt enable register_3	TIER_3	8	H'FFFF8208	_	8, 16, 32	_
Timer interrupt enable register_4	TIER_4	8	H'FFFF8209	_	8	_
Timer output master enable register	TOER	8	H'FFFF820A	_	8, 16	-
Timer output control register	TOCR	8	H'FFFF820B	-	8	_
_	_	_	H'FFFF820C	-		_
Timer gate control register	TGCR	8	H'FFFF820D	_	8	_
_	_	—	H'FFFF820E	_		_
_	_	—	H'FFFF820F	_		
Timer counter_3	TCNT_3	16	H'FFFF8210	_	16, 32	_
Timer counter_4	TCNT_4	16	H'FFFF8212	-	16	_
Timer period data register	TCDR	16	H'FFFF8214	-	16, 32	_
Timer dead time data register	TDDR	16	H'FFFF8216	_	16	_
Timer general register A_3	TGRA_3	16	H'FFFF8218	-	16, 32	_
Timer general register B_3	TGRB_3	16	H'FFFF821A	-	16	_
Timer general register A_4	TGRA_4	16	H'FFFF821C	_	16, 32	_
Timer general register B_4	TGRB_4	16	H'FFFF821E	-	16	_
Timer sub-counter	TCNTS	16	H'FFFF8220	-	16, 32	_
Timer period buffer register	TCBR	16	H'FFFF8222		16	_
Timer general register C_3	TGRC_3	16	H'FFFF8224		16, 32	
Timer general register D_3	TGRD_3	16	H'FFFF8226		16	
Timer general register C_4	TGRC_4	16	H'FFFF8228		16, 32	
Timer general register D_4	TGRD_4	16	H'FFFF822A	_	16	_
Timer status register_3	TSR_3	8	H'FFFF822C		8, 16	_
Timer status register_4	TSR_4	8	H'FFFF822D		8	_
		_	H'FFFF822E to H'FFFF823F			_

Rev. 4.00 Dec 05, 2005 page 532 of 564 REJ09B0270-0400

Register Name	Abbreviation	Bits	Address	Module	Access Size	Access States
Timer start register	TSTR	8	H'FFFF8240	MTU	8, 16	In P cycles
Timer synchro register	TSYR	8	H'FFFF8241	(common)	8	⁻ B: 2 _W: 2
_		_	H'FFFF8242 to H'FFFF825F	_		
Timer control register_0	TCR_0	8	H'FFFF8260	MTU	8, 16, 32	In Pø cycles
Timer mode register_0	TMDR_0	8	H'FFFF8261	(channel 0)	8	⁻ B: 2 _W: 2
Timer I/O control register H_0	TIORH_0	8	H'FFFF8262	-	8, 16	L: 4
Timer I/O control register L_0	TIORL_0	8	H'FFFF8263	-	8	-
Timer interrupt enable register_0	TIER_0	8	H'FFFF8264	-	8, 16, 32	-
Timer status register_0	TSR_0	8	H'FFFF8265	_	8	_
Timer counter_0	TCNT_0	16	H'FFFF8266	_	16	_
Timer general register A_0	TGRA_0	16	H'FFFF8268	_	16, 32	_
Timer general register B_0	TGRB_0	16	H'FFFF826A	-	16	-
Timer general register C_0	TGRC_0	16	H'FFFF826C	_	16, 32	_
Timer general register D_0	TGRD_0	16	H'FFFF826E		16	
_	—	_	H'FFFF8270 to H'FFFF827F	_	_	-
Timer control register_1	TCR_1	8	H'FFFF8280	MTU	8, 16	_
Timer mode register_1	TMDR_1	8	H'FFFF8281	(channel 1)	8	_
Timer I/O control register_1	TIOR_1	8	H'FFFF8282		8	
_	_	_	H'FFFF8283	_	_	_
Timer interrupt enable register_1	TIER_1	8	H'FFFF8284		8, 16, 32	
Timer status register_1	TSR_1	8	H'FFFF8285	-	8	-
Timer counter_1	TCNT_1	16	H'FFFF8286	_	16	_
Timer general register A_1	TGRA_1	16	H'FFFF8288	_	16, 32	_
Timer general register B_1	TGRB_1	16	H'FFFF828A	_	16	_
			H'FFFF828C to H'FFFF829F		_	_

Register Name	Abbreviation	Bits	Address	Module	Access Size	Access States
Timer control register_2	TCR_2	8	H'FFFF82A0	MTU	8, 16	In P cycles
Timer mode register_2	TMDR_2	8	H'FFFF82A1	(channel 2)	8	⁻B: 2 _W: 2
Timer I/O control register_2	TIOR_2	8	H'FFFF82A2	-	8	L: 4
_	_	_	H'FFFF82A3	-	_	-
Timer interrupt enable register_2	TIER_2	8	H'FFFF82A4	-	8, 16, 32	-
Timer status register_2	TSR_2	8	H'FFFF82A5	_	8	-
Timer counter_2	TCNT_2	16	H'FFFF82A6	_	16	-
Timer general register A_2	TGRA_2	16	H'FFFF82A8	_	16, 32	-
Timer general register B_2	TGRB_2	16	H'FFFF82AA	-	16	-
	_	_	H'FFFF82AC to H'FFFF833F		_	
_	_	_	H'FFFF8340 to H'FFFF8347	INTC		In ¢ cycles B: 2
Interrupt priority register A	IPRA	16	H'FFFF8348	-	8, 16	⁻ W: 2 _L: 4
_	_	_	H'FFFF834A to H'FFFF834D	_	_	
Interrupt priority register D	IPRD	16	H'FFFF834E	-	8, 16	-
Interrupt priority register E	IPRE	16	H'FFFF8350	-	8, 16, 32	-
Interrupt priority register F	IPRF	16	H'FFFF8352	_	8, 16	-
Interrupt priority register G	IPRG	16	H'FFFF8354	_	8, 16, 32	_
Interrupt priority register H	IPRH	16	H'FFFF8356	_	8, 16	-
Interrupt control register 1	ICR1	16	H'FFFF8358	_	8, 16, 32	-
IRQ status register	ISR	16	H'FFFF835A	_	8, 16	-
Interrupt priority register I	IPRI	16	H'FFFF835C	_	8, 16, 32	_
Interrupt priority register J	IPRJ	16	H'FFFF835E	_	8, 16	-
Interrupt priority register K	IPRK	16	H'FFFF8360	_	8, 16, 32	-
_	_	_	H'FFFF8362 to H'FFFF8365	-	_	-
Interrupt control register 2	ICR2	8	H'FFFF8366	-	8, 16	-
_	_	_	H'FFFF8368 to H'FFFF837F	-	_	-
	_	—	H'FFFF8380 to H'FFFF8381	_		—

Register Name	Abbreviation	Bits	Address	Module	Access Size	Access States
Port A data register L	PADRL	16	H'FFFF8382	I/O	8, 16	In ϕ cycles
	_	_	H'FFFF8384 to H'FFFF8385	_	_	[–] B: 2 W: 2 L: 4
Port A I/O register L	PAIORL	16	H'FFFF8386	PFC	8, 16	_
_		_	H'FFFF8388 to H'FFFF8389	_		_
Port A control register L3	PACRL3	16	H'FFFF838A	PFC	8, 16	_
Port A control register L1	PACRL1	16	H'FFFF838C	_	8, 16, 32	_
Port A control register L2	PACRL2	16	H'FFFF838E	-	8, 16	-
Port B data register	PBDR	16	H'FFFF8390	I/O	8, 16	-
_	_	—	H'FFFF8392 to H'FFFF8393	_	_	_
Port B I/O register	PBIOR	16	H'FFFF8394	PFC	8, 16, 32	_
	_	_	H'FFFF8396 to H'FFFF8397	_	_	-
Port B control register 1	PBCR1	16	H'FFFF8398	PFC	8, 16, 32	-
Port B control register 2	PBCR2	16	H'FFFF839A	-	8, 16	-
	_	_	H'FFFF839C to H'FFFF83A1	_	_	_
_	_	_	H'FFFF83A2	_	_	-
	_	_	H'FFFF83A4 to H'FFFF83A5	_	_	_
_		_	H'FFFF83A6	_		_
_	_	_	H'FFFF83A8 to H'FFFF83AB	_	_	_
_	_	_	H'FFFF83AC			_
_	_	_	H'FFFF83AE			_
Port E data register L	PEDRL	16	H'FFFF83B0	I/O	8, 16, 32	-
Port F data register	PFDR	16	H'FFFF83B2	_	8, 16	-
Port E I/O register L	PEIORL	16	H'FFFF83B4	PFC	8, 16, 32	-
Port E I/O register H	PEIORH	16	H'FFFF83B6	-	8, 16	-
Port E control register L1	PECRL1	16	H'FFFF83B8	-	8, 16, 32	-
Port E control register L2	PECRL2	16	H'FFFF83BA	-	8, 16	-
Port E control register H	PECRH	16	H'FFFF83BC	-	8, 16, 32	-
Port E data register H	PEDRH	16	H'FFFF83BE	I/O	8, 16	

Register Name	Abbreviation	Bits	Address	Module	Access Size	Access States
Input control/status register 1	ICSR1	16	H'FFFF83C0	MTU	8, 16, 32	In P cycles
Output control/status register	OCSR	16	H'FFFF83C2	-	8, 16	[–] B: 2 _W: 2
Input control/status register 2	ICSR2	16	H'FFFF83C4	MMT	8, 16	L: 4
		_	H'FFFF83C6 to H'FFFF83CC	_		
Port G data register	PGDR	8	H'FFFF83CD	I/O	8	In φ cycles B: 2 W: 2 L: 4
_	_	_	H'FFFF83CE to H'FFFF83CF	_		_
Compare match timer start register	CMSTR	16	H'FFFF83D0	CMT	8, 16, 32	In Pø cycles B: 2
Compare match timer control/status register_0	CMCSR_0	16	H'FFFF83D2	_	8, 16	[–] W: 2 L: 4
Compare match timer counter_0	CMCNT_0	16	H'FFFF83D4	_	8, 16, 32	_
Compare match timer constant register_0	CMCOR_0	16	H'FFFF83D6	_	8, 16	_
Compare match timer control/status register_1	CMCSR_1	16	H'FFFF83D8	_	8, 16, 32	_
Compare match timer counter_1	CMCNT_1	16	H'FFFF83DA	-	8, 16	_
Compare match timer constant register_1	CMCOR_1	16	H'FFFF83DC	_	8, 16	_
_	_	_	H'FFFF83DE			-
_	_	_	H'FFFF83E0 to H'FFFF842F	_		_
A/D data register 8	ADDR8	16	H'FFFF8430	A/D	8, 16	In Pø cycles
A/D data register 9	ADDR9	16	H'FFFF8432	(channel 0)	8, 16	[–] B: 3 _W: 6
A/D data register 10	ADDR10	16	H'FFFF8434	-	8, 16	
A/D data register 11	ADDR11	16	H'FFFF8436	-	8, 16	_
A/D data register 12	ADDR12	16	H'FFFF8438	A/D	8, 16	-
A/D data register 13	ADDR13	16	H'FFFF843A	(channel 1)	8, 16	_
A/D data register 14	ADDR14	16	H'FFFF843C	-	8, 16	-
A/D data register 15	ADDR15	16	H'FFFF843E	-	8, 16	-

Register Name	Abbreviation	Bits	Address	Module	Access Size	Access States
A/D data register 16	ADDR16	16	H'FFFF8440	A/D	8, 16	In Pø cycles
A/D data register 17	ADDR17	16	H'FFFF8442	(channel 2)	8, 16	⁻B: 3 _W: 6
A/D data register 18	ADDR18	16	H'FFFF8444	-	8, 16	
A/D data register 19	ADDR19	16	H'FFFF8446	_	8, 16	_
_	_		H'FFFF8448 to H'FFFF847F	—	—	_
A/D control/status register_0	ADCSR_0	8	H'FFFF8480	A/D	8, 16	
A/D control/status register_1	ADCSR_1	8	H'FFFF8481		8	
A/D control/status register_2	ADCSR_2	8	H'FFFF8482	-	8	-
_		—	H'FFFF8483 to H'FFFF8487		_	
A/D control register_0	ADCR_0	8	H'FFFF8488	_	8, 16	_
A/D control register_1	ADCR_1	8	H'FFFF8489	_	8	_
A/D control register_2	ADCR_2	8	H'FFFF848A		8	
_			H'FFFF848B to H'FFFF857F		_	
Flash memory control register 1	FLMCR1	8	H'FFFF8580	FLASH	8, 16	In ϕ cycles
Flash memory control register 2	FLMCR2	8	H'FFFF8581	⁻(F-ZTAT _only)	8	⁻B: 3 _W: 6
Erase block register 1	EBR1	8	H'FFFF8582	- ,,	8, 16	_
Erase block register 2	EBR2	8	H'FFFF8583		8	
_		—	H'FFFF8584 to H'FFFF85FF		_	_
User break address register H	UBARH	16	H'FFFF8600	UBC	8, 16, 32	In ϕ cycles
User break address register L	UBARL	16	H'FFFF8602	_	8, 16	⁻B: 3 _W: 3
User break address mask register H	UBAMRH	16	H'FFFF8604	_	8, 16, 32	-
User break address mask register L	UBAMRL	16	H'FFFF8606	_	8, 16	
User break bus cycle register	UBBR	16	H'FFFF8608	-	8, 16, 32	-
User break control register	UBCR	16	H'FFFF860A	-	8, 16	-
_	—	_	H'FFFF860C to H'FFFF860F	_		-

Register Name	Abbreviation	Bits	Address	Module	Access Size	Access States
Timer control/status register	TCSR	8	H'FFFF8610	WDT	8 ^{*2} /16 ^{*1}	In ϕ cycles
Timer counter	TCNT ^{*1}	8	H'FFFF8610	*1: Write	16	⁻B: 3 _W: 3
Timer counter	TCNT ^{*2}	8	H'FFFF8611	cycle	8	_ VV. 3
Reset control/status register	RSTCSR ^{*1}	8	H'FFFF8612	*2: Read cycle	16	-
Reset control/status register	RSTCSR ^{*2}	8	H'FFFF8613	,	8	-
Standby control register	SBYCR	8	H'FFFF8614	Power- down state	8	In φ cycles B: 3
_	_	_	H'FFFF8615 to H'FFFF8617	_	_	_
System control register	SYSCR	8	H'FFFF8618	-	8	In Pø cycles
_	_	_	H'FFFF8619 to H'FFFF861B	_	_	- B: 3 W: 3 _ L: 6
Module standby control register 1	MSTCR1	16	H'FFFF861C	_	8, 16, 32	
Module standby control register 2	MSTCR2	16	H'FFFF861E	_	8, 16	_
Bus control register 1	BCR1	16	H'FFFF8620	BSC	8, 16, 32	
	_	_	H'FFFF8622 to H'FFFF8626		_	[–] B: 3 W: 3 L: 6
RAM emulation register	RAMER	16	H'FFFF8628	FLASH	8, 16	In ¢ cycles B: 3 W: 3
	_	_	H'FFFF862A to H'FFFF864F	_	_	_
	_	—	H'FFFF8650 to H'FFFF86FF	_	_	_
DTC enable register A	DTEA	8	H'FFFF8700	DTC	8, 16, 32	In ϕ cycles
DTC enable register B	DTEB	8	H'FFFF8701	-	8	⁻B: 3 _W: 3
DTC enable register C	DTEC	8	H'FFFF8702	-	8, 16	L: 6
DTC enable register D	DTED	8	H'FFFF8703		8	_
	_	_	H'FFFF8704 to H'FFFF8705	_		
DTC control/status register	DTCSR	16	H'FFFF8706	_	8, 16	_
DTC information base register	DTBR	16	H'FFFF8708	_	8, 16	_
	_	—	H'FFFF870A to H'FFFF870F	-		-

Register Name	Abbreviation	Bits	Address	Module	Access Size	Access States
DTC enable register E	DTEE	8	H'FFFF8710	DTC	8, 16	In ϕ cycles
DTC enable register F	DTEF	8	H'FFFF8711	-	8	=В: 3 _W: 3
	_	_	H'FFFF8712 to H'FFFF87F3	_	_	L: 6
AD trigger select register	ADTSR	8	H'FFFF87F4	A/D	8	In Pø cycles
	_	_	H'FFFF87F5 to H'FFFF89FF	_	_	-В: 3
Timer mode register	MMT_TMDR	8	H'FFFF8A00	MMT	8	In Pø cycles
	_		H'FFFF8A01	-	_	−B: 2 _W: 2
Timer control register	TCNR	8	H'FFFF8A02		8	L: 4
		_	H'FFFF8A03		_	
Timer status register	MMT_TSR	8	H'FFFF8A04		8	
			H'FFFF8A05	_	_	
Timer counter	MMT_TCNT	16	H'FFFF8A06		16	
Timer period data register	TPDR	16	H'FFFF8A08	-	16, 32	_
Timer period buffer register	TPBR	16	H'FFFF8A0A	-	16	—
Timer dead time data register	MMT_TDDR	16	H'FFFF8A0C	-	16	—
	_	—	H'FFFF8A0E to H'FFFF8A0F	-		-
Timer buffer register U_B	TBRU_B	16	H'FFFF8A10	_	16, 32	_
Timer general register UU	TGRUU	16	H'FFFF8A12	_	16	
Timer general register U	TGRU	16	H'FFFF8A14	_	16, 32	
Timer general register UD	TGRUD	16	H'FFFF8A16	_	16	
Timer dead time counter 0	TDCNT0	16	H'FFFF8A18		16, 32	
Timer dead time counter 1	TDCNT1	16	H'FFFF8A1A	_	16	In Pø cycles
Timer buffer register U_F	TBRU_F	16	H'FFFF8A1C	-	16	-W: 2 L: 4
	_	_	H'FFFF8A1E to H'FFFF8A1F	-		_
Timer buffer register V_B	TBRV_B	16	H'FFFF8A20	_	16, 32	_
Timer general register VU	TGRVU	16	H'FFFF8A22	_	16	_
Timer general register V	TGRV	16	H'FFFF8A24	-	16, 32	

Register Name	Abbreviation	Bits	Address	Module	Access Size	Access States
Timer general register VD	TGRVD	16	H'FFFF8A26	MMT	16	In Pø cycles
Timer dead time counter 2	TDCNT2	16	H'FFFF8A28	_	16, 32	-W:2
Timer dead time counter 3	TDCNT3	16	H'FFFF8A2A	_	16	
Timer buffer register V_F	TBRV_F	16	H'FFFF8A2C	-	16	_
		—	H'FFFF8A2E to H'FFFF8A2F	-	_	-
Timer buffer register W_B	TBRW_B	16	H'FFFF8A30	-	16, 32	_
Timer general register WU	TGRWU	16	H'FFFF8A32	_	16	_
Timer general register W	TGRW	16	H'FFFF8A34	-	16, 32	_
Timer general register WD	TGRWD	16	H'FFFF8A36	_	16	_
Timer dead time counter 4	TDCNT4	16	H'FFFF8A38	-	16, 32	_
Timer dead time counter 5	TDCNT5	16	H'FFFF8A3A	_	16	_
Timer buffer register W_F	TBRW_F	16	H'FFFF8A3C	-	16	_
		—	H'FFFF8A3E to H'FFFFB4F3	_	_	_



A.2 Register Bits

Internal peripheral module register addresses and bit names are shown in the following table.

16-bit and 32-bit registers are shown in two and four rows of 8 bits, respectively.

Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
SMR_2	C/Ā	CHR	PE	O/E	STOP	MP	CKS1	CKS0	SCI
BRR_2									(channel 2)
SCR_2	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	_
TDR_2									_
SSR_2	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	_
RDR_2									_
SDCR_2	_	_	_	_	DIR	_	_	_	_
SMR_3	C/Ā	CHR	PE	O/E	STOP	MP	CKS1	CKS0	SCI
BRR_3									(channel 3)
SCR_3	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	_
TDR_3									_
SSR_3	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	_
RDR_3									_
SDCR_3	—	_		_	DIR	_	_	_	_
_	_	_	—	_	—	_	—	_	_
TCR_3	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	MTU
TCR_4	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	(channels 3 and 4)
TMDR_3	_	_	BFB	BFA	MD3	MD2	MD1	MD0	
TMDR_4	_	_	BFB	BFA	MD3	MD2	MD1	MD0	_
TIORH_3	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_
TIORL_3	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0	_
TIORH_4	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_
TIORL_4	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0	_
TIER_3	TTGE	_		TCIEV	TGIED	TGIEC	TGIEB	TGIEA	_
TIER_4	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA	_
TOER			OE4D	OE4C	OE3D	OE4B	OE4A	OE3B	
TOCR		PSYE					OLSN	OLSP	_
TGCR	_	BDC	N	Р	FB	WF	VF	UF	

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
TCNT_4									MTU (channels 3 and 4)
TCDR									
TDDR									
TGRA_3									_
TGRB_3									_
TGRA_4									_
TGRB_4									_
TCNTS									_
TCBR									
TGRC_3									
TGRD_3									
TGRC_4									
TGRD_4									_
TSR_3	TCFD	_	_	TCFV	TGFD	TGFC	TGFB	TGFA	_
TSR_4	TCFD	_	_	TCFV	TGFD	TGFC	TGFB	TGFA	
TSTR	CST4	CST3	_			CST2	CST1	CST0	
TSYR	SYNC4	SYNC3	_			SYNC2	SYNC1	SYNC0	
TCR_0	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	MTU
TMDR_0		_	BFB	BFA	MD3	MD2	MD1	MD0	(channel 0)
TIORH_0	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	
TIORL_0	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0	
TIER_0	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA	

Rev. 4.00 Dec 05, 2005 page 542 of 564 REJ09B0270-0400

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
TSR_0			_	TCFV	TGFD	TGFC	TGFB	TGFA	MTU
TCNT_0									(channel 0)
TGRA_0	. <u></u>								_
TGRB_0									_
TGRC_0									_
TGRD_0									
TCR_1	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	MTU
TMDR_1	_		_	_	MD3	MD2	MD1	MD0	(channel 1)
TIOR_1	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_
TIER_1	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	_
TSR_1	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	_
TCNT_1									_
TGRA_1									_
TGRB_1									_
TCR_2	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	MTU
TMDR_2	—	_	_	_	MD3	MD2	MD1	MD0	(channel 2)
TIOR_2	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_
TIER_2	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	_
TSR_2	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	_
TCNT_2									_
TGRA_2	. <u> </u>								_
TGRB_2									_
	_	_	_	_	_	_	_	_	

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
IPRA	IRQ0	IRQ0	IRQ0	IRQ0	IRQ1	IRQ1	IRQ1	IRQ1	INTC
	IRQ2	IRQ2	IRQ2	IRQ2	IRQ3	IRQ3	IRQ3	IRQ3	_
IPRD	MTU0	_							
	MTU1	-							
IPRE	MTU2	-							
	MTU3	-							
IPRF	MTU4	-							
	_	_	_	_	_	_	_	_	-
IPRG	A/D0,1	A/D0,1	A/D0,1	A/D0,1	DTC	DTC	DTC	DTC	-
	CMT0	CMT0	CMT0	CMT0	CMT1	CMT1	CMT1	CMT1	-
IPRH	WDT	WDT	WDT	WDT	I/O(MTU)	I/O(MTU)	I/O(MTU)	I/O(MTU)	-
	_	_	_	_	_	_	_	_	-
ICR1	NMIL	_	_	_	_	_	_	NMIE	_
	IRQ0S	IRQ1S	IRQ2S	IRQ3S	_	_	_	_	-
ISR	_	_	_	_	_	_	_	_	-
	IRQ0F	IRQ1F	IRQ2F	IRQ3F	_	_	_	_	-
IPRI	SCI2	SCI2	SCI2	SCI2	SCI3	SCI3	SCI3	SCI3	-
	_	_	_	_	MMT	MMT	MMT	MMT	-
IPRJ	A/D2	A/D2	A/D2	A/D2	_	_	—	_	-
	_	_	_	_	_	_	_	_	-
IPRK	I/O(MMT)	I/O(MMT)	I/O(MMT)	I/O(MMT)	_	_	—	_	-
	_	_	_	—	_	_	—	_	-
ICR2	IRQ0ES1	IRQ0ES0	IRQ1ES1	IRQ1ES0	IRQ2ES1	IRQ2ES0	IRQ3ES1	IRQ3ES0	_
	_	_	_	_	_	_	_	_	-
	_	_	_	_	_	_	_	_	_
PADRL	PA15DR	PA14DR	PA13DR	PA12DR	PA11DR	PA10DR	PA9DR	PA8DR	Port A
	PA7DR	PA6DR	PA5DR	PA4DR	PA3DR	PA2DR	PA1DR	PA0DR	-
PAIORL	PA15IOR	PA14IOR	PA13IOR	PA12IOR	PA11IOR	PA10IOR	PA9IOR	PA8IOR	-
	PA7IOR	PA6IOR	PA5IOR	PA4IOR	PA3IOR	PA2IOR	PA1IOR	PA0IOR	-
PACRL3	PA15MD2	PA14MD2	PA13MD2	PA12MD2	PA11MD2	PA10MD2	PA9MD2	PA8MD2	-
	PA7MD2	PA6MD2	PA5MD2	PA4MD2	PA3MD2	PA2MD2	PA1MD2	PA0MD2	-
PACRL1	PA15MD1	PA15MD0	PA14MD1	PA14MD0	PA13MD1	PA13MD0	PA12MD1	PA12MD0	-
	PA11MD1	PA11MD0	PA10MD1	PA10MD0	PA9MD1	PA9MD0	PA8MD1	PA8MD0	-
PACRL2	PA7MD1	PA7MD0	PA6MD1	PA6MD0	PA5MD1	PA5MD0	PA4MD1	PA4MD0	-
	PA3MD1	PA3MD0	PA2MD1	PA2MD0	PA1MD1	PA1MD0	PA0MD1	PA0MD0	-

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
PBDR	_	_	_	_			_	_	Port B
	_	_	PB5DR	PB4DR	PB3DR	PB2DR	_	_	_
PBIOR	_	_	_	_	_	_	_	_	-
	_	_	PB5IOR	PB4 IOR	PB3 IOR	PB2 IOR	_	_	-
PBCR1	_	_	PB5MD2	PB4MD2	PB3MD2	PB2MD2	_	_	-
	_	_	_	_	_	_	_	_	-
PBCR2	_	_	_	_	PB5MD1	PB5MD0	PB4MD1	PB4MD0	-
	PB3MD1	PB3MD0	PB2MD1	PB2MD0	_	_	_	_	-
PEDRL	PE15DR	PE14DR	PE13DR	PE12DR	PE11DR	PE10DR	PE9DR	PE8DR	Port E
	PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR	PE0DR	-
PFDR	PF15DR	PF14DR	PF13DR	PF12DR	PF11DR	PF10DR	PF9DR	PF8DR	Port F
	PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR	PF0DR	-
PEIORL	PE15IOR	PE14 IOR	PE13 IOR	PE12 IOR	PE11 IOR	PE10 IOR	PE9 IOR	PE8 IOR	Port E
	PE7 IOR	PE6 IOR	PE5 IOR	PE4 IOR	PE3 IOR	PE2 IOR	PE1 IOR	PE0 IOR	-
PEIORH	_	_	_	_	_	_	_	_	-
	_	_	PE21IOR	PE20IOR	PE19IOR	PE18IOR	PE17IOR	PE16IOR	-
PECRL1	PE15MD1	PE15MD0	PE14MD1	PE14MD0	PE13MD1	PE13MD0	PE12MD1	PE12MD0	-
	PE11MD1	PE11MD0	PE10MD1	PE10MD0	PE9MD1	PE9MD0	PE8MD1	PE8MD0	-
PECRL2	PE7MD1	PE7MD0	PE6MD1	PE6MD0	PE5MD1	PE5MD0	PE4MD1	PE4MD0	-
	PE3MD1	PE3MD0	PE2MD1	PE2MD0	PE1MD1	PE1MD0	PE0MD1	PE0MD0	-
PECRH	_	_	_	_	PE21MD1	PE21MD0	PE20MD1	PE20MD0	-
	PE19MD1	PE19MD0	PE18MD1	PE18MD0	PE17MD1	PE17MD0	PE16MD1	PE16MD0	-
PEDRH	_	_	_	_	_	_	_	_	-
	_	_	PE21DR	PE20DR	PE19DR	PE18DR	PE17DR	PE16DR	-
	_	_	_	_	_	_	_	_	_
ICSR1	POE3F	POE2F	POE1F	POE0F	_	_	_	PIE	MTU
	POE3M1	POE3M0	POE2M1	POE2M0	POE1M1	POE1M0	POE0M1	POE0M0	-
OCSR	OSF	_	_	_	_	_	OCE	OIE	-
	_	_	_	_	_	_	_	_	-
ICSR2	—	POE6F	POE5F	POE4F	—	—	—	PIE	MMT
	_	_	POE6M1	POE6M0	POE5M1	POE5M0	POE4M1	POE4M0	-
	_	_	_	_	_	_	_	_	_

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
CMSTR	_		_	_	_	_		_	CMT
	_	_	_	_	_	_	STR1	STR0	
CMCSR_0	_	_	_	_	_	_	_	_	
	CMF	CMIE	_	_	_	_	CKS1	CKS0	
CMCNT_0									
CMCOR_0									_
CMCSR_1									
	CMF	CMIE	_	_	_	_	CKS1	CKS0	
CMCNT_1									_
CMCOR_1									
						AD4			
ADDR8	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	A/D
	AD1	AD0		-	-	-	-		
ADDR9	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
1000/0	AD1	AD0		-			-	-	
ADDR10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
100011	AD1	AD0			-		-	-	
ADDR11	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
	AD1	AD0			-		-		
ADDR12	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
1000/-	AD1	AD0		-	-	-	-	-	
ADDR13	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
	AD1	AD0							
ADDR14	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
	AD1	AD0		—	—	_	_	_	
ADDR15	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
	AD1	AD0	_	_	_	_	_	—	
ADDR16	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
	AD1	AD0	_	_	_	_		_	
ADDR17	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
	AD1	AD0	_	_	_	_	_	_	

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
ADDR18	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	A/D
	AD1	AD0		_	—	—	_	—	
ADDR19	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
	AD1	AD0	_	_	_	_	_	_	_
ADCSR_0	ADF	ADIE	ADM1	ADM0	—	CH2	CH1	CH0	
ADCSR_1	ADF	ADIE	ADM1	ADM0	—	CH2	CH1	CH0	
ADCSR_2	ADF	ADIE	ADM1	ADM0	—	CH2	CH1	CH0	
ADCR_0	TRGE	CKS1	CKS0	ADST	ADCS	_	_	_	
ADCR_1	TRGE	CKS1	CKS0	ADST	ADCS		_		
ADCR_2	TRGE	CKS1	CKS0	ADST	ADCS		_		
	_		_			—		—	_
FLMCR1	FWE	SWE	ESU	PSU	EV	PV	E	Р	FLASH
FLMCR2	FLER	_	_	_	_		_		(F-ZTAT only)
EBR1	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0	
EBR2	_	—		_	EB11	EB10	EB9	EB8	
	_	—		_	—	_	_	_	_
UBARH	UBA31	UBA30	UBA29	UBA28	UBA27	UBA26	UBA25	UBA24	UBC
	UBA23	UBA22	UBA21	UBA20	UBA19	UBA18	UBA17	UBA16	
UBARL	UBA15	UBA14	UBA13	UBA12	UBA11	UBA10	UBA9	UBA8	
	UBA7	UBA6	UBA5	UBA4	UBA3	UBA2	UBA1	UBA0	
UBAMRH	UBM31	UBM30	UBM29	UBM28	UBM27	UBM26	UBM25	UBM24	
	UBM23	UBM22	UBM21	UBM20	UBM19	UBM18	UBM17	UBM16	
UBAMRL	UBM15	UBM14	UBM13	UBM12	UBM11	UBM10	UBM9	UBM8	
	UBM7	UBM6	UBM5	UBM4	UBM3	UBM2	UBM1	UBM0	_
UBBR	_	_	_	_	_	_	_	_	
	CP1	CP0	ID1	ID0	RW1	RW0	SZ1	SZ0	
UBCR	_	_	_	_	_	_	_	_	
	_	_	_	_	_	CKS1	CKS0	UBID	_
	_	_	_	_	_	_	_	_	_
TCSR	OVF	WT/IT	TME	_	_	CKS2	CKS1	CKS0	WDT
TCNT									
RSTCSR	WOVF	RSTE	RSTS	_					
	_	_	_	_		_	_	_	_

Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
SBYCR	SSBY	HIZ	_	_	_	_	_	IRQEL	Power-dowr
SYSCR	—	_	_	—	_	_	_	RAME	state
MSTCR1	_	_		_	MSTP27	MSTP26	MSTP25	MSTP24	-
	_			_	MSTP19	MSTP18	_	_	_
MSTCR2	_	MSTP14	MSTP13	MSTP12		_	_		_
	_	MSTP6	MSTP5	MSTP4		_	_	MSTP0	-
	_	_		_		_	_		_
BCR1	_	MMTRWE	MTURWE	_		_	_		BSC
	_	_	_	_	_	_	_	_	_
	_			_	_	_	_	_	_
RAMER	_			_	_	_	_	_	FLASH
	_	_		_	RAMS	RAM2	RAM1	RAM0	_
	_	_		_		_	_		_
DTEA	DTEA7	DTEA6	DTEA5	DTEA4	DTEA3	DTEA2	DTEA1	DTEA0	DTC
DTEB	DTEB7	DTEB6	DTEB5	DTEB4	DTEB3	DTEB2	DTEB1	DTEB0	_
DTEC	DTEC7	DTEC6	DTEC5	DTEC4	DTEC3	DTEC2	DTEC1	DTEC0	_
DTED	DTED7	DTED6	DTED5	DTED4	DTED3	DTED2	DTED1	DTED0	_
DTCSR	_		_	_	_	NMIF	AE	SWDTE	_
	DTVEC7	DTVEC6	DTVEC5	DTVEC4	DTVEC3	DTVEC2	DTVEC1	DTVEC0	_
DTBR									_
									_
DTEE	_	_	DTEE5	DTEE4	DTEE3	DTEE2	DTEE1	DTEE0	_
DTEF	DTEF7	DTEF6	DTEF5	DTEF4	_	DTEF2	_	_	_
ADTSR	_		TRG2S1	TRG2S0	TRG1S1	TRG1S0	TRG0S1	TRG0S0	A/D
	_		_	_	_			_	_
MMT_TMDR	_	CKS2	CKS1	CKS0	OLSN	OLSP	MD1	MD0	MMT
TCNR	TTGE	CST	RPRO	_	_	_	TGIEN	TGIEM	_
MMT_TSR	TCFD	_	_	_	_	_	TGFN	TGFM	_
MMT_TCNT									_
									_
TPDR									_
									_
TPBR									_
									_
MMT_TDDR									_

Rev. 4.00 Dec 05, 2005 page 548 of 564 REJ09B0270-0400

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
TBRU_B									MMT
TGRUU	. <u></u>								
TGRU									
TGRUD									
TDCNT0									
TDCNT1									
TBRU_F	. <u></u>								
TBRV_B									
TGRVU	. <u>.</u>								
TGRV									
TGRVD									
TDCNT2									
TDCNT3									
TBRV_F									
TBRW_B									
TGRWU	. <u></u>								
TGRW	. <u></u>								_
TGRWD									_

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
TDCNT4									MMT
TDCNT5									
TBRW_F									
	_	_					_	_	_



A.3 Register States in Each Operating Mode

Register Abbreviation	Power-On Reset	Manual Reset	Software Standby	Module Standby	Sleep	Module
SMR_2	Initialized	Held	Initialized	Initialized	Held	SCI (channel 2)
BRR_2	Initialized	Held	Initialized	Initialized	Held	
SCR_2	Initialized	Held	Initialized	Initialized	Held	
TDR_2	Initialized	Held	Initialized	Initialized	Held	
SSR_2	Initialized	Held	Initialized	Initialized	Held	
RDR_2	Initialized	Held	Initialized	Initialized	Held	
SDCR_2	Initialized	Held	Initialized	Initialized	Held	
SMR_3	Initialized	Held	Initialized	Initialized	Held	SCI (channel 3)
BRR_3	Initialized	Held	Initialized	Initialized	Held	
SCR_3	Initialized	Held	Initialized	Initialized	Held	
TDR_3	Initialized	Held	Initialized	Initialized	Held	
SSR_3	Initialized	Held	Initialized	Initialized	Held	
RDR_3	Initialized	Held	Initialized	Initialized	Held	
SDCR_3	Initialized	Held	Initialized	Initialized	Held	
TCR_3	Initialized	Held	Initialized	Initialized	Held	MTU (channels 3
TCR_4	Initialized	Held	Initialized	Initialized	Held	and 4)
TMDR_3	Initialized	Held	Initialized	Initialized	Held	
TMDR_4	Initialized	Held	Initialized	Initialized	Held	
TIORH_3	Initialized	Held	Initialized	Initialized	Held	
TIORL_3	Initialized	Held	Initialized	Initialized	Held	
TIORH_4	Initialized	Held	Initialized	Initialized	Held	
TIORL_4	Initialized	Held	Initialized	Initialized	Held	
TIER_3	Initialized	Held	Initialized	Initialized	Held	
TIER_4	Initialized	Held	Initialized	Initialized	Held	
TOER	Initialized	Held	Initialized	Initialized	Held	
TOCR	Initialized	Held	Initialized	Initialized	Held	
TGCR	Initialized	Held	Initialized	Initialized	Held	
TCNT_3	Initialized	Held	Initialized	Initialized	Held	
TCNT_4	Initialized	Held	Initialized	Initialized	Held	
TCDR	Initialized	Held	Initialized	Initialized	Held	
TDDR	Initialized	Held	Initialized	Initialized	Held	

Register Abbreviation	Power-On Reset	Manual Reset	Software Standby	Module Standby	Sleep	Module
TGRA_3	Initialized	Held	Initialized	Initialized	Held	MTU (channels 3
TGRB_3	Initialized	Held	Initialized	Initialized	Held	and 4)
TGRA_4	Initialized	Held	Initialized	Initialized	Held	
TGRB_4	Initialized	Held	Initialized	Initialized	Held	
TCNTS	Initialized	Held	Initialized	Initialized	Held	
TCBR	Initialized	Held	Initialized	Initialized	Held	
TGRC_3	Initialized	Held	Initialized	Initialized	Held	
TGRD_3	Initialized	Held	Initialized	Initialized	Held	
TGRC_4	Initialized	Held	Initialized	Initialized	Held	
TGRD_4	Initialized	Held	Initialized	Initialized	Held	
TSR_3	Initialized	Held	Initialized	Initialized	Held	
TSR_4	Initialized	Held	Initialized	Initialized	Held	
TSTR	Initialized	Held	Initialized	Initialized	Held	
TSYR	Initialized	Held	Initialized	Initialized	Held	
TCR_0	Initialized	Held	Initialized	Initialized	Held	MTU (channel 0)
TMDR_0	Initialized	Held	Initialized	Initialized	Held	
TIORH_0	Initialized	Held	Initialized	Initialized	Held	
TIORL_0	Initialized	Held	Initialized	Initialized	Held	
TIER_0	Initialized	Held	Initialized	Initialized	Held	
TSR_0	Initialized	Held	Initialized	Initialized	Held	
TCNT_0	Initialized	Held	Initialized	Initialized	Held	
TGRA_0	Initialized	Held	Initialized	Initialized	Held	
TGRB_0	Initialized	Held	Initialized	Initialized	Held	
TGRC_0	Initialized	Held	Initialized	Initialized	Held	
TGRD_0	Initialized	Held	Initialized	Initialized	Held	
TCR_1	Initialized	Held	Initialized	Initialized	Held	
TMDR_1	Initialized	Held	Initialized	Initialized	Held	
TIOR_1	Initialized	Held	Initialized	Initialized	Held	
TIER_1	Initialized	Held	Initialized	Initialized	Held	
TSR_1	Initialized	Held	Initialized	Initialized	Held	
TCNT_1	Initialized	Held	Initialized	Initialized	Held	

Register Abbreviation	Power-On Reset	Manual Reset	Software Standby	Module Standby	Sleep	Module
TGRA_1	Initialized	Held	Initialized	Initialized	Held	MTU (channel 2)
TGRB_1	Initialized	Held	Initialized	Initialized	Held	
TCR_2	Initialized	Held	Initialized	Initialized	Held	
TMDR_2	Initialized	Held	Initialized	Initialized	Held	
TIOR_2	Initialized	Held	Initialized	Initialized	Held	
TIER_2	Initialized	Held	Initialized	Initialized	Held	
TSR_2	Initialized	Held	Initialized	Initialized	Held	
TCNT_2	Initialized	Held	Initialized	Initialized	Held	
TGRA_2	Initialized	Held	Initialized	Initialized	Held	
TGRB_2	Initialized	Held	Initialized	Initialized	Held	
IPRA	Initialized	Initialized	Held	_	Held	INTC
IPRD	Initialized	Initialized	Held		Held	
IPRE	Initialized	Initialized	Held	_	Held	
IPRF	Initialized	Initialized	Held	_	Held	
IPRG	Initialized	Initialized	Held		Held	
IPRH	Initialized	Initialized	Held		Held	
ICR1	Initialized	Initialized	Held	_	Held	
ISR	Initialized	Initialized	Held		Held	
IPRI	Initialized	Initialized	Held		Held	
IPRJ	Initialized	Initialized	Held	_	Held	
IPRK	Initialized	Initialized	Held	_	Held	
ICR2	Initialized	Initialized	Held	_	Held	
PADRL	Initialized	Held	Held	_	Held	Port A
PAIORL	Initialized	Held	Held	_	Held	
PACRL3	Initialized	Held	Held	_	Held	
PACRL1	Initialized	Held	Held	_	Held	
PACRL2	Initialized	Held	Held	—	Held	
PBDR	Initialized	Held	Held	_	Held	Port B
PBIOR	Initialized	Held	Held	_	Held	
PBCR1	Initialized	Held	Held	_	Held	
PBCR2	Initialized	Held	Held	_	Held	
PEDRL	Initialized	Held	Held	_	Held	Port E
PFDR	Held	Held	Held	—	Held	Port F

PEIORH Initialized Held Held — Held PECRL1 Initialized Held Held — Held PECRL2 Initialized Held Held — Held PECRL2 Initialized Held Held — Held PECRH Initialized Held Held — Held PEDRH Initialized Held Held — Held ICSR1 Initialized Held Held Held Held ICSR2 Initialized Held Held Held MM	
PECRL1 Initialized Held Held — Held PECRL2 Initialized Held Held — Held PECRH Initialized Held Held — Held PEDRH Initialized Held Held — Held PEDRH Initialized Held Held — Held ICSR1 Initialized Held Held Held Held OCSR Initialized Held Held Held Held MM OCSR Initialized Held Held Held Held MM PGDR Held Held Held Held MM PGDR Held Held Held MM PGDR Initialized Held Initialized Held CM CMCSR_0 Initialized Held Initialized Held CM CMCOR_0 Initialized Held Initialized Held Held Held CMCOR_1 Initialized Held Initialized </td <td>ort E</td>	ort E
PECRL2InitializedHeldHeld—HeldPECRHInitializedHeldHeldHeld—HeldPEDRHInitializedHeldHeldHeldHeldMTICSR1InitializedHeldHeldHeldHeldMTOCSRInitializedHeldHeldHeldHeldMMTOCSRInitializedHeldHeldHeldHeldMMTOCSRInitializedHeldHeldHeldHeldMMTOCSRInitializedHeldHeldHeldMMTOCSRInitializedHeldHeldHeldMMTOCSRInitializedHeldHeldHeldMMTOCSRInitializedHeldHeldHeldMMTPGDRHeldHeldHeldHeldMMTCMCSR_0InitializedHeldInitializedInitializedHeldCMCOR_0InitializedHeldInitializedHeldMELdCMCOR_1InitializedHeldInitializedHeldHeldCMCOR_1InitializedHeldInitializedHeldHeld	
PECRHInitializedHeldHeld—HeldPEDRHInitializedHeldHeldHeld—HeldICSR1InitializedHeldHeldHeldHeldMTOCSRInitializedHeldHeldHeldHeldHeldICSR2InitializedHeldHeldHeldHeldMNPGDRHeldHeldHeldHeldMMPGDRHeldHeldHeldHeldPoilCMSTRInitializedHeldInitializedHeldCNCMCSR_0InitializedHeldInitializedHeldCNCMCOR_0InitializedHeldInitializedHeldHeldCMCOR_1InitializedHeldInitializedHeldHeldCMCOR_1InitializedHeldInitializedHeldHeld	
PEDRHInitializedHeldHeld—HeldICSR1InitializedHeldHeldHeldHeldHeldMTOCSRInitializedHeldHeldHeldHeldHeldMTICSR2InitializedHeldHeldHeldHeldMMPGDRHeldHeldHeldHeldHeldMNPGDRHeldHeldHeldHeldPorCMSTRInitializedHeldInitializedHeldCMCMCSR_0InitializedHeldInitializedHeldCMCMCOR_0InitializedHeldInitializedHeldHeldCMCOR_1InitializedHeldInitializedHeldHeldCMCOR_1InitializedHeldInitializedHeldHeld	
ICSR1InitializedHeldHeldHeldHeldMTOCSRInitializedHeldHeldHeldHeldHeldHeldMNICSR2InitializedHeldHeldHeldHeldHeldMNPGDRHeldHeldHeldHeldHeldPorCMSTRInitializedHeldInitializedInitializedHeldCNCMCSR_0InitializedHeldInitializedInitializedHeldCNCMCOR_0InitializedHeldInitializedInitializedHeldCMCOR_1InitializedHeldCMCOR_1InitializedHeldInitializedInitializedHeldHeldInitializedHeld	
OCSRInitializedHeldHeldHeldHeldICSR2InitializedHeldHeldHeldHeldMMPGDRHeldHeldHeldHeldHeldPorCMSTRInitializedHeldInitializedInitializedHeldCMCMCSR_0InitializedHeldInitializedInitializedHeldCMCMCOR_0InitializedHeldInitializedInitializedHeldCMCOR_1InitializedCMCOR_1InitializedHeldInitializedInitializedHeldInitializedHeldCMCOR_1InitializedCMCOR_1InitializedHeldInitializedInitializedHeldInitializedHeldInitializedHeld	
ICSR2InitializedHeldHeldHeldHeldMMPGDRHeldHeldHeld—HeldPoiCMSTRInitializedHeldInitializedInitializedHeldCMCMCSR_0InitializedHeldInitializedInitializedHeldCMCMCNT_0InitializedHeldInitializedInitializedHeldCMCOR_0HeldCMCOR_0InitializedHeldInitializedInitializedHeldCMCOR_1HeldCMCOR_1InitializedHeldInitializedInitializedHeldHeld	ΓU
PGDRHeldHeldHeld—HeldPoilCMSTRInitializedHeldInitializedInitializedHeldCMCMCSR_0InitializedHeldInitializedInitializedHeldCMCMCNT_0InitializedHeldInitializedInitializedHeldCMCOR_0CMCOR_0InitializedHeldInitializedInitializedHeldCMCOR_1InitializedCMCOR_1InitializedHeldInitializedInitializedHeldCMCOR_1InitializedHeld	
CMSTRInitializedHeldInitializedInitializedHeldCMCMCSR_0InitializedHeldInitializedInitializedHeldInitializedHeldCMCNT_0InitializedHeldInitializedInitializedHeldInitializedHeldCMCOR_0InitializedHeldInitializedInitializedHeldInitializedHeldCMCSR_1InitializedHeldInitializedInitializedHeldInitializedHeldCMCNT_1InitializedHeldInitializedInitializedHeldInitializedHeldCMCOR_1InitializedHeldInitializedInitializedHeld	ЛТ
CMCSR_0 Initialized Held Initialized Initialized Held CMCNT_0 Initialized Held Initialized Initialized Held CMCOR_0 Initialized Held Initialized Initialized Held CMCOR_0 Initialized Held Initialized Initialized Held CMCSR_1 Initialized Held Initialized Initialized Held CMCNT_1 Initialized Held Initialized Initialized Held CMCOR_11 Initialized Held Initialized Held	ort G
CMCNT_0InitializedHeldInitializedInitializedHeldCMCOR_0InitializedHeldInitializedInitializedHeldCMCSR_1InitializedHeldInitializedInitializedHeldCMCNT_1InitializedHeldInitializedInitializedHeldCMCOR_1InitializedHeldInitializedInitializedHeld	ИТ
CMCOR_0InitializedHeldInitializedInitializedHeldCMCSR_1InitializedHeldInitializedInitializedHeldCMCNT_1InitializedHeldInitializedInitializedHeldCMCOR_1InitializedHeldInitializedHeld	
CMCSR_1InitializedHeldInitializedInitializedHeldCMCNT_1InitializedHeldInitializedInitializedHeldCMCOR_1InitializedHeldInitializedInitializedHeld	
CMCNT_1 Initialized Held Initialized Initialized Held CMCOR_1 Initialized Held Initialized Initialized Held	
CMCOR_1 Initialized Held Initialized Initialized Held	
ADDR8 Initialized Held Initialized Initialized Held A/E	
	D
ADDR9 Initialized Held Initialized Initialized Held	
ADDR10 Initialized Held Initialized Initialized Held	
ADDR11 Initialized Held Initialized Initialized Held	
ADDR12 Initialized Held Initialized Initialized Held	
ADDR13 Initialized Held Initialized Initialized Held	
ADDR14 Initialized Held Initialized Initialized Held	
ADDR15 Initialized Held Initialized Held	
ADDR16 Initialized Held Initialized Held	
ADDR17 Initialized Held Initialized Initialized Held	
ADDR18 Initialized Held Initialized Initialized Held	
ADDR19 Initialized Held Initialized Initialized Held	
ADCSR_0 Initialized Held Initialized Initialized Held	
ADCSR_1 Initialized Held Initialized Initialized Held	
ADCSR_2 Initialized Held Initialized Initialized Held	

Register Abbreviation	Power-On Reset	Manual Reset	Software Standby	Module Standby	Sleep	Module
ADCR_0	Initialized	Held	Initialized	Initialized	Held	A/D
ADCR_1	Initialized	Held	Initialized	Initialized	Held	
ADCR_2	Initialized	Held	Initialized	Initialized	Held	
FLMCR1	Initialized	Initialized	Initialized	Initialized	Held	FLASH
FLMCR2	Initialized	Initialized	Initialized	Initialized	Held	
EBR1	Initialized	Initialized	Initialized	Initialized	Held	
EBR2	Initialized	Initialized	Initialized	Initialized	Held	
UBARH	Initialized	Held	Held	Initialized	Held	UBC
UBARL	Initialized	Held	Held	Initialized	Held	
UBAMRH	Initialized	Held	Held	Initialized	Held	
UBAMRL	Initialized	Held	Held	Initialized	Held	
UBBR	Initialized	Held	Held	Initialized	Held	
UBCR	Initialized	Held	Held	Initialized	Held	
TCSR	Initialized	Initialized	Initialized/ Held ^{*1}	_	Held	WDT
TCNT	Initialized	Initialized	Initialized		Held	
RSTCSR	Initialized/ Held ^{*2}	Held	Initialized	_	Held	
SBYCR	Initialized	Initialized	Held		Held	Power-down state
SYSCR	Initialized	Held	Held	_	Held	
MSTCR1	Initialized	Held	Held		Held	
MSTCR2	Initialized	Held	Held	_	Held	
BCR1	Initialized	Held	Held		Held	BSC
RAMER	Initialized	Held	Held		Held	FLASH
DTEA	Initialized	Held	Initialized	Initialized	Held	DTC
DTEB	Initialized	Held	Initialized	Initialized	Held	
DTEC	Initialized	Held	Initialized	Initialized	Held	
DTED	Initialized	Held	Initialized	Initialized	Held	
DTCSR	Initialized	Held	Initialized	Initialized	Held	
DTBR	Undefined	Held	Held	Held	Held	
DTEE	Initialized	Held	Initialized	Initialized	Held	
DTEF	Initialized	Held	Initialized	Initialized	Held	
ADTSR	Initialized	Held	Held	_	Held	A/D

Register Abbreviation	Power-On Reset	Manual Reset	Software Standby	Module Standby	Sleep	Module
MMT_TMDR	Initialized	Held	Initialized	Initialized	Held	MMT
TCNR	Initialized	Held	Initialized	Initialized	Held	
MMT_TSR	Initialized	Held	Initialized	Initialized	Held	
MMT_TCNT	Initialized	Held	Initialized	Initialized	Held	
TPDR	Initialized	Held	Initialized	Initialized	Held	
TPBR	Initialized	Held	Initialized	Initialized	Held	
MMT_TDDR	Initialized	Held	Initialized	Initialized	Held	
TBRU_B	Initialized	Held	Initialized	Initialized	Held	
TGRUU	Initialized	Held	Initialized	Initialized	Held	
TGRU	Initialized	Held	Initialized	Initialized	Held	
TGRUD	Initialized	Held	Initialized	Initialized	Held	
TDCNT0	Initialized	Held	Initialized	Initialized	Held	
TDCNT1	Initialized	Held	Initialized	Initialized	Held	
TBRU_F	Initialized	Held	Initialized	Initialized	Held	
TBRV_B	Initialized	Held	Initialized	Initialized	Held	
TGRVU	Initialized	Held	Initialized	Initialized	Held	
TGRV	Initialized	Held	Initialized	Initialized	Held	
TGRVD	Initialized	Held	Initialized	Initialized	Held	
TDCNT2	Initialized	Held	Initialized	Initialized	Held	
TDCNT3	Initialized	Held	Initialized	Initialized	Held	
TBRV_F	Initialized	Held	Initialized	Initialized	Held	
TBRW_B	Initialized	Held	Initialized	Initialized	Held	
TGRWU	Initialized	Held	Initialized	Initialized	Held	
TGRW	Initialized	Held	Initialized	Initialized	Held	
TGRWD	Initialized	Held	Initialized	Initialized	Held	
TDCNT4	Initialized	Held	Initialized	Initialized	Held	
TDCNT5	Initialized	Held	Initialized	Initialized	Held	
TBRW_F	Initialized	Held	Initialized	Initialized	Held	

Notes: 1. The bits 7 to 5 (OVF, WT/IT, and TME) in TCSR are initialized and the bits 2 to 0 (CKS2 to CKS0) are retained.

2. RSTCSR is retained in spite of power-on reset by WDT overflow.

Appendix B Pin States

The initial values differ in each MCU operating mode. For details, refer to section 16, Pin Function Controller (PFC).

Pin Function		Pin State			
		Reset	State	Power-Do	own State
Type	Pin Name	Power-On	Manual	Software	Sleep
		Single-Chip	Manual	Standby	Sleep
Clock	XTAL	0	0	L	0
	EXTAL	I	I	I	Ι
	PLLCAP	I	I	I	I
System Control	RES	I	I	I	I
	MRES	Z	I	Z^{*2}	Ι
	WDTOVF	O*3	0	0	0
Operation	MD0 to MD3	I	I	I	I
Mode Control	FWP	I	I	I	Ι
Interrupt	NMI	I	I	I	I
	IRQ0 to IRQ3	Z	I	Z^{*4}	Ι
	IRQOUT	Z	0	K^{*1}	0
MTU	TCLKA to TCLKD	Z	I	Z	Ι
	TIOC0A to TIOC0D	Z	I/O	K^{*1}	I/O
	TIOC1A, TIOC1B				
	TIOC2A, TIOC2B				
	TIOC3A, TIOC3C				
	TIOC3B, TIOC3D	Z	I/O	Z*2	I/O
	TIOC4A to TIOC4D				
MMT	PCIO	Z	I/O	K*1	I/O
	PUOA, PUOB	Z	0	Z*2	0
	PVOA, PVOB				
	PWOA, PWOB				

Pin Function		Pin State			
		Reset	State	Power-Down State	
Type Pin Name	Pin Name	Power-On Manual	Software	Sloop	
	Single-Chip	Manual	Standby	Sleep	
Port control	POE0 to POE6	Z	I	Z	I
SCI	SCK2, SCK3	Z	I/O	Z	I/O
	RXD2, RXD3	Z	I	Z	I
	TXD2, TXD3	Z	0	O*1	0
A/D converter	AN8 to AN19	Z	I	Z	I
	ADTRG	Z	I	Z	I
I/O port	PA0 to PA15	Z	I/O	K*1	I/O
	PB0 to PB5				
	PE0 to PE8, PE10				
	PE9, PE11 to PE21	Z	I/O	Z*2	I/O
	PF0 to PF15	Z	l	Z	I
	PG0 to PG3	Z	I	Z	I
UBC	UBCTRG	Z	0	O*1	0

Legend:

- I: Input
- O: Output
- H: High-level output
- L: Low-level output
- Z: High impedance

K: Input pins become high-impedance, and output pins retain their state.

- Notes: 1. When the HIZ bit in SBYCR is set to 1, the output pins enter their high-impedance state.
 - 2. Those pins multiplexed with large-current pins unconditionally enter their highimpedance state.
 - 3. This pin operates as an input pin during a power-on reset. This pin should be pulled up to avoid mulfunction.
 - 4. This pin operates as an input pin when the IRQEL bit in SBYCR is cleared to 0.



Product T	уре		Product Code	Package (Previous Code)
SH7046	Flash memory version	Standard product	HD64F7046	PRQP0080JD-A (FP-80Q)
	Mask ROM version	Standard product	HD6437048	PRQP0080JD-A
			HD6437148	(FP-80Q)

Appendix C Product Code Lineup

Appendix D Package Dimensions




Figure D.1 PRQP0080JD-A



Index

A/D converter	369
A/D conversion time	379
Continuous scan mode	378
Single mode	377
Single-cycle scan	378
Absolute maximum ratings	507
Address map	
Addressing modes	17

Bus state controller 12	9
-------------------------	---

Clock mode	40
Clock pulse generator	47
Crystal oscillator	47
External clock	48
Compare match timer	. 387
Control registers	11
Global Base Register (GBR)	11
Status Register (SR)	11
Vector Base Register (VBR)	11

Data Formats	13
Byte	13
Longword	13
Word	13
Data transfer controller	105
Block Transfer Mode	120
Chain Transfer	122
DTC vector table	115
DTC with interrupt activation	125
DTC with software activation	125
Normal Mode	119
Repeat Mode	119
Delayed branch instructions	
Exponetion processing	50

Exception processing
Exception processing vector table
Address error exception processing 60

General illegal instruction exception
processing63
Illegal slot exception processing63
Interrupt exception processing61
Manual reset58
Power-on reset57
Trap instruction exception processing62
Exception processing Vector table55
Flash memory459
Boot mode471
Error protection481
Flash Memory Emulation in RAM474
Hardware protection
Programmer mode
Software protection
User program mode473
General registers9
General registers
I/O Ports
I/O Ports
I/O Ports.449Interrupt controller.67Interrupt response time.85IRQ interrupts.77NMI interrupt.77User break interrupt.78
I/O Ports.449Interrupt controller.67Interrupt response time.85IRQ interrupts.77NMI interrupt.77User break interrupt.78Vector numbers.79Vector table.79
I/O Ports.449Interrupt controller.67Interrupt response time.85IRQ interrupts.77NMI interrupt.77User break interrupt.78Vector numbers.79Vector table.79Mask ROM.489
I/O Ports.449Interrupt controller.67Interrupt response time.85IRQ interrupts.77NMI interrupt.77User break interrupt.78Vector numbers.79Vector table.79
I/O Ports449Interrupt controller67Interrupt response time85IRQ interrupts77NMI interrupt77User break interrupt78Vector numbers79Vector table79Mask ROM489Motor Management Timer397High-impedance state426
I/O Ports449Interrupt controller67Interrupt response time85IRQ interrupts77NMI interrupt77User break interrupt78Vector numbers79Vector table79Mask ROM489Motor Management Timer397
I/O Ports449Interrupt controller67Interrupt response time85IRQ interrupts77NMI interrupt77User break interrupt78Vector numbers79Vector table79Mask ROM489Motor Management Timer397High-impedance state426Multi-function timer pulse unit133
I/O Ports449Interrupt controller67Interrupt response time85IRQ interrupts77NMI interrupt77User break interrupt78Vector numbers79Vector table79Mask ROM489Motor Management Timer397High-impedance state426Multi-function timer pulse unit133Buffer operation185
I/O Ports.449Interrupt controller.67Interrupt response time.85IRQ interrupts.77NMI interrupt.77User break interrupt.78Vector numbers.79Vector table.79Mask ROM.489Motor Management Timer.397High-impedance state.426Multi-function timer pulse unit.133Buffer operation.185Cascaded operation.189

Rev. 4.00 Dec 05, 2005 page 561 of 564 REJ09B0270-0400

Input capture 182
Phase counting mode 196
PWM mode
Reset-synchronized PWM mode 203
Synchronous operation
Operating modes
Pin function controller
Pin functions in each operating mode. 433
The functions of multiplexed pins 433
Power-down modes
Module standby mode504
Sleep mode 501
Software standby mode501
Processing states
Exception processing state
Power-down state
Program execution state
Reset state
PAM 401
RAM
Registers
Registers ADCR 374, 537, 547, 555
Registers ADCR
Registers ADCR 374, 537, 547, 555 ADCSR 373, 537, 547, 554 ADDR 372 ADTSR 376, 539, 548, 555 BCR1 131, 538, 548, 555 BRR 327, 531, 541, 551 CMCNT 390, 536, 546, 554 CMCOR 390, 536, 546, 554
Registers ADCR 374, 537, 547, 555 ADCSR 373, 537, 547, 554 ADDR 372 ADTSR 376, 539, 548, 555 BCR1 131, 538, 548, 555 BRR 327, 531, 541, 551 CMCNT 390, 536, 546, 554 CMCOR 390, 536, 546, 554 CMCSR 389, 536, 546, 554
Registers ADCR 374, 537, 547, 555 ADCSR 373, 537, 547, 554 ADDR 372 ADTSR 376, 539, 548, 555 BCR1 131, 538, 548, 555 BRR 327, 531, 541, 551 CMCNT 390, 536, 546, 554 CMCOR 390, 536, 546, 554 CMCSR 389, 536, 546, 554 CMSTR 388, 536, 546, 554
Registers ADCR 374, 537, 547, 555 ADCSR 373, 537, 547, 554 ADDR 372 ADTSR 376, 539, 548, 555 BCR1 131, 538, 548, 555 BRR 327, 531, 541, 551 CMCNT 390, 536, 546, 554 CMCOR 390, 536, 546, 554 CMCSR 389, 536, 546, 554 CMSTR 388, 536, 546, 554 DTBR 113, 538, 548, 555
Registers ADCR 374, 537, 547, 555 ADCSR 373, 537, 547, 554 ADDR 372 ADTSR 376, 539, 548, 555 BCR1 131, 538, 548, 555 BRR 327, 531, 541, 551 CMCNT 390, 536, 546, 554 CMCOR 390, 536, 546, 554 CMCSR 389, 536, 546, 554 CMSTR 388, 536, 546, 554 DTBR 113, 538, 548, 555 DTCRA 110
Registers ADCR 374, 537, 547, 555 ADCSR 373, 537, 547, 554 ADDR 372 ADTSR 376, 539, 548, 555 BCR1 131, 538, 548, 555 BRR 327, 531, 541, 551 CMCNT 390, 536, 546, 554 CMCOR 390, 536, 546, 554 CMCSR 389, 536, 546, 554 CMSTR 388, 536, 546, 554 DTBR 113, 538, 548, 555 DTCRA 110 DTCRB 110
Registers ADCR 374, 537, 547, 555 ADCSR 373, 537, 547, 554 ADDR 372 ADTSR 376, 539, 548, 555 BCR1 131, 538, 548, 555 BRR 327, 531, 541, 551 CMCNT 390, 536, 546, 554 CMCOR 390, 536, 546, 554 CMSR 389, 536, 546, 554 DTBR 113, 538, 548, 555 DTCRA 110 DTCSR 112, 538, 548, 555
Registers ADCR 374, 537, 547, 555 ADCSR 373, 537, 547, 554 ADDR 372 ADTSR 376, 539, 548, 555 BCR1 131, 538, 548, 555 BRR 327, 531, 541, 551 CMCNT 390, 536, 546, 554 CMCOR 390, 536, 546, 554 CMSR 389, 536, 546, 554 CMSTR 113, 538, 548, 555 DTCRA 110 DTCRB 110 DTCRA 112, 538, 548, 555 DTDAR 110
Registers ADCR 374, 537, 547, 555 ADCSR 373, 537, 547, 554 ADDR 372 ADTSR 376, 539, 548, 555 BCR1 131, 538, 548, 555 BRR 327, 531, 541, 551 CMCNT 390, 536, 546, 554 CMCOR 390, 536, 546, 554 CMSR 389, 536, 546, 554 DTBR 113, 538, 548, 555 DTCRA 110 DTCSR 112, 538, 548, 555

DTIAR	
DTMR	
DTSAR	
EBR1	467, 537, 547, 555
EBR2	468, 537, 547, 555
FLMCR1	465, 537, 547, 555
FLMCR2	
ICR1	70, 534, 544, 553
ICR2	71, 534, 544, 553
ICSR1	295, 536, 545, 554
ICSR2	427, 536, 545, 554
IPR	74, 534, 544, 553
ISR	73, 534, 544, 553
MMT_TCNT	405, 539, 548, 556
MMT_TDDR	405, 539, 548, 556
MMT_TMDR	401, 539, 548, 556
MMT_TSR	
MSTCR	499, 538, 548, 555
OCSR	298, 536, 545, 554
PACRL	439, 535, 544, 553
PADRL	450, 535, 544, 553
PAIORL	439, 535, 544, 553
PBCR	443, 535, 545, 553
PBDR	452, 535, 545, 553
PBIOR	442, 535, 545, 553
PDDRL	535
PDIORL	
PECRH	445, 535, 545, 554
PECRL	445, 535, 545, 554
PEDRH	454, 535, 545, 554
PEDRL	454, 535, 545, 553
PEIORH	444, 535, 545, 554
PEIORL	444, 535, 545, 554
PFDR	456, 535, 545, 553
PGDR	458, 536, 545, 554
RAMER 131	, 469, 538, 548, 555
RDR	320, 531, 541, 551
RSR	
RSTCSR	308, 538, 547, 555
SBYCR	496, 538, 548, 555

SCR 322, 531, 541, 551	L
SDCR	L
SMR 321, 531, 541, 551	l
SSR 324, 531, 541, 551	l
SYSCR 498, 538, 548, 555	5
TBR 405, 539, 549, 556	5
TCBR 177, 532, 542, 552	2
TCDR 176, 532, 542, 551	l
TCNR 402, 539, 548, 556	5
TCNT 169, 305, 532, 538, 541, 547	,
551, 555	
TCNTS 176, 532, 542, 552	2
TCR 140, 532, 541, 551	l
TCSR 305, 538, 547, 555	5
TDCNT 405, 539, 549, 556	5
TDDR 176, 532, 542, 551	l
TDR 320, 531, 541, 551	
TGCR 174, 532, 541, 551	l
TGR 169, 405, 532, 539)
TIER 164, 532, 541, 551	l
TIOR 146, 532, 541, 551	l
TMDR 144, 532, 541, 551	l
TOCR 173, 532, 541, 551	l
TOER 172, 532, 541, 551	l
TPBR 406, 539, 548, 556	5
TPDR 406, 539, 548, 556	5
TSR 166, 320, 532, 542, 552	2

TSTR170, 533, 542, 552
TSYR 170, 533, 542, 552
UBAMR
UBAR
UBBR94, 537, 547, 555
UBCR
RISC14
Serial communication interface
Asynchronous serial communication 340
Clocked synchronous communication 357
System registers
Multiply-and-Accumulate Registers
(MAC)
Procedure Register (PR)12
-
Program Counter (PC)12
User break controller91
Watchdog timer
Interval Timer Mode
Reading from TCNT, TCSR, and
RSTCSR
Watchdog Timer Mode
Writing to RSTCSR
Writing to TCNT and TCSR

Index



Renesas 32-Bit RISC Microcomputer Hardware Manual SH7046 Group

Publication Date:	1st Edition, March 2001
	Rev.4.00, December 05, 2005
Published by:	Sales Strategic Planning Div.
	Renesas Technology Corp.
Edited by:	Customer Support Department
	Global Strategic Communication Div.
	Renesas Solutions Corp.

RenesasTechnologyCorp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



http://www.renesas.com

RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44 - (1628) 585-100, Fax: <44 - (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 205, AZIA Center, No. 133 Yincheng Rd (n), Pudong District, Shanghai 200120, China Tel: <85- (21) 5877-1818, Fax: <86- (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65- 6213-0200, Fax: <65- 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603>7955-9390. Fax: <603>7955-9510

SH7046 Group Hardware Manual





RenesasTechnologyCorp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan