## FEATURES

- 12-bit resolution
- 5 MHz minimum sampling rate
- Functionally complete
- Small 24-pin DDIP
- Requires only $\pm 5 \mathrm{~V}$ supplies
- Low-power, 1.8 Watts
- Outstanding dynamic performance
- No missing codes over full military temperature range
- Edge-triggered, no pipeline delay
- Ideal for both time and frequency-domain applications


## GENERAL DESCRIPTION

DATEL's ADS-118 and ADS-118A are 12-bit, 5 MHz , sampling A/D converters packaged in space-saving 24-pin DDIP's. The ADS-118 offers an input range of $\pm 1 \mathrm{~V}$ and has three-state outputs. The ADS-118A has an input range of $\pm 1.25 \mathrm{~V}$ and features direct adjustment of offset error.
These functionally complete low-power devices (1.8 Watts) contain an internal fast-settling sample/hold amplifier, a 12-bit subranging $A / D$ converter, a precise voltage reference, timing/ control logic, and error-correction circuitry. All timing and control logic operates from the rising edge of a single start convert pulse. Digital input and output levels are TTL. Models are available for use in either commercial $\left(0\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ or military ( -55 to $+125^{\circ} \mathrm{C}$ ) operating temperature ranges.
Applications include radar, transient signal analysis, process control, medical/graphic imaging, and FFT spectrum analysis.


## INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :---: | :--- |
| 1 | BIT 12 (LSB) | 24 | NO CONNECTION |
| 2 | BIT 11 | 23 | ANALOG GROUND |
| 3 | BIT 10 | 22 | NO CONNECTION |
| 4 | BIT 9 | 21 | +5V ANALOG SUPPLY |
| 5 | BIT 8 | 20 | -5V SUPPLY |
| 6 | BIT 7 | 19 | ANALOG INPUT |
| 7 | BIT 6 | 18 | ANALOG GROUND |
| 8 | BIT 5 | $17^{*}$ | ENABLE/OFFSET ADJ. |
| 9 | BIT 4 | 16 | START CONVERT |
| 10 | BIT 3 | 15 | EOC |
| 11 | BIT 2 | 14 | DIGITAL GROUND |
| 12 | BIT 1 (MSB) | 13 | +5V DIGITAL SUPPLY |

* ADS-118, Pin 17 is ENABLE

ADS-118A, Pin 17 is OFFSET ADJUST


Figure 1. ADS-118/118A Functional Block Diagram

## ABSOLUTE MAXIMUM RATINGS

| PARAMETERS | LIMITS | UNITS |
| :--- | :---: | :---: |
| +5V Supply (Pins 13, 21) | 0 to +6 | Volts |
| -5V Supply (Pin 20) | 0 to -6 | Volts |
| Digital Input (Pin 16, 17) | -0.3 to + VDD +0.3 | Volts |
| Analog Input (Pin 19) | $\pm 5$ | Volts |
| Lead Temperature (10 seconds) | +300 | ${ }^{\circ} \mathrm{C}$ |

PHYSICAL/ENVIRONMENTAL

| PARAMETERS | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Operating Temp. Range, Case |  |  |  |  |
| ADS-118/118AMC | 0 | - | +70 | ${ }^{\circ} \mathrm{C}$ |
| ADS-118/118AMM, GM, 883 | -55 | - | +125 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Impedance |  |  |  |  |
| $\theta \mathrm{jc}$ | - | 2 | - | ${ }^{\circ} \mathrm{C} /$ Watt |
| $\theta$ өa | - | 23 | - | ${ }^{\circ} \mathrm{C} /$ Watt |
| Storage Temperature Range | -65 | - | +150 | ${ }^{\circ} \mathrm{C}$ |
| Package Type | 24-pin, metal-sealed, ceramic DDIP or SMT 0.42 ounces (12 grams) |  |  |  |
| Weight |  |  |  |  |

FUNCTIONAL SPECIFICATIONS
( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \pm \mathrm{VDD}= \pm 5 \mathrm{~V}, 5 \mathrm{MHz}$ sampling rate, and a minimum 3 minute warmup (1) unless otherwise specified.)

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{ANALOG INPUT} \& \multicolumn{3}{|c|}{\(+25^{\circ} \mathrm{C}\)} \& \multicolumn{3}{|c|}{0 to \(+70^{\circ} \mathrm{C}\)} \& \multicolumn{3}{|c|}{-55 to \(+125^{\circ} \mathrm{C}\)} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& MIN. \& TYP. \& MAX. \& MIN. \& TYP. \& MAX. \& MIN. \& TYP. \& MAX. \& \\
\hline Input Voltage Range, ADS-118 (2) Input Resistance Input Capacitance \& \[
\overline{475}
\] \& \[
\begin{gathered}
\pm 1 \\
500 \\
6
\end{gathered}
\] \& \[
\frac{-}{15}
\] \& \[
\overline{475}
\] \& \[
\begin{gathered}
\pm 1 \\
500 \\
6
\end{gathered}
\] \& \[
\frac{-}{15}
\] \& \[
\overline{475}
\] \& \[
\begin{gathered}
\pm 1 \\
500 \\
6
\end{gathered}
\] \& \[
\frac{-}{15}
\] \& Volts \(\Omega\) pF \\
\hline \multicolumn{11}{|l|}{DIGITAL INPUT} \\
\hline \begin{tabular}{l}
Logic Levels \\
Logic "1" \\
Logic "0" \\
Logic Loading "1" \\
Logic Loading "0" \\
Start Convert Positive Pulse Width (3)
\end{tabular} \& \[
\begin{gathered}
+2.0 \\
- \\
- \\
50
\end{gathered}
\] \& \[
\frac{-}{\overline{-}}
\] \& \[
\begin{gathered}
- \\
+0.8 \\
+20 \\
-20 \\
-
\end{gathered}
\] \& \[
\begin{gathered}
+2.0 \\
- \\
- \\
- \\
50
\end{gathered}
\] \& \[
\frac{-}{100}
\] \& \[
\begin{gathered}
- \\
+0.8 \\
+20 \\
-20 \\
-
\end{gathered}
\] \& \[
\begin{gathered}
+2.0 \\
- \\
- \\
- \\
50
\end{gathered}
\] \& \[
\frac{-}{100}
\] \& \[
\begin{gathered}
- \\
+0.8 \\
+20 \\
-20 \\
-
\end{gathered}
\] \& Volts Volts \(\mu \mathrm{A}\) \(\mu \mathrm{A}\) ns \\
\hline \multicolumn{11}{|l|}{STATIC PERFORMANCE} \\
\hline \begin{tabular}{l}
Resolution \\
Integral Nonlinearity (fin \(=10 \mathrm{kHz}\) ) \\
Differential Nonlinearity (fin \(=10 \mathrm{kHz}\) ) \\
Full Scale Absolute Accuracy \\
Bipolar Zero Error (Tech Note 2) \\
Bipolar Offset Error (Tech Note 2) \\
Gain Error (Tech Note 2) \\
No Missing Codes (fin = 10kHz)
\end{tabular} \& -
-
-
-
-
-
12 \& \[
\begin{gathered}
12 \\
\pm 0.75 \\
\pm 0.5 \\
\pm 0.1 \\
\pm 0.1 \\
\pm 0.1 \\
\pm 0.1
\end{gathered}
\] \& \[
\begin{gathered}
- \\
+0 . \\
+0.75 \\
\pm 0.5 \\
\pm 0.5 \\
\pm 0.5 \\
\pm 0.5 \\
-
\end{gathered}
\] \& \[
\begin{aligned}
\& - \\
\& - \\
\& - \\
\& - \\
\& - \\
\& 12
\end{aligned}
\] \& \[
\begin{gathered}
12 \\
\pm 1.0 \\
\pm 0.5 \\
\pm 0.5 \\
\pm 0.5 \\
\pm 0.5 \\
\pm 0.5
\end{gathered}
\] \& \[
\begin{gathered}
- \\
\pm \\
\pm 0.95 \\
\pm 0.75 \\
\pm 0.85 \\
\pm 1.5 \\
\pm 1.0
\end{gathered}
\] \& \[
\begin{aligned}
\& - \\
\& - \\
\& - \\
\& - \\
\& - \\
\& - \\
\& \hline-
\end{aligned}
\] \& \[
\begin{gathered}
12 \\
\pm 1.5 \\
\pm 0.75 \\
\pm 0.75 \\
\pm 0.85 \\
\pm 1.5 \\
\pm 1.0
\end{gathered}
\] \& \[
\begin{gathered}
- \\
- \\
+0.95 \\
\pm 1.5 \\
\pm 2.0 \\
\pm 2.5 \\
\pm 2.5 \\
-
\end{gathered}
\] \& \[
\begin{gathered}
\text { Bits } \\
\text { LSB } \\
\text { LSB } \\
\text { \%FSR } \\
\text { \%FSR } \\
\text { \%FSR } \\
\text { \% } \\
\text { Bits }
\end{gathered}
\] \\
\hline \multicolumn{11}{|l|}{DYNAMIC PERFORMANCE} \\
\hline ```
Peak Harmonics ( -0.5 dB )
dc to 500 kHz
500 kHz to 1 MHz
1 MHz to 2.5 MHz
Total Harmonic Distortion ( -0.5 dB )
dc to 500 kHz
500 kHz to 1 MHz
1 MHz to 2.5 MHz
Signal-to-Noise Ratio
(w/o distortion, -0.5 dB )
dc to 500 kHz
500 kHz to 1 MHz
1 MHz to 2.5 MHz
Signal-to-Noise Ratio (4)
(\& distortion, -0.5 dB )
dc to 500 kHz
500 kHz to 1 MHz
1 MHz to 2.5 MHz
Noise
Two-tone Intermodulation
Distortion (fin \(=1 \mathrm{MHz}\),
975 kHz , \(\mathrm{fs}=5 \mathrm{MHz},-0.5 \mathrm{~dB}\) )
Input Bandwidth ( -3 dB )
Small Signal (-20dB input)
Large Signal ( -0.5 dB input)
Feedthrough Rejection (fin \(=2.5 \mathrm{MHz}\) )
Slew Rate
Aperture Delay Time
Aperture Uncertainty
``` \& 67
66
66

65
65
64
-
-
-
-
-
-

- \& \[
$$
\begin{gathered}
-76 \\
-75 \\
-69 \\
-72 \\
-71 \\
-70 \\
\\
69 \\
69 \\
69 \\
\\
68 \\
68 \\
67 \\
195 \\
\\
-74 \\
\\
\hline
\end{gathered}
$$

\] \& | -71 |
| :--- |
| -71 |
| -69 |
| -68 |
| -67 |
| -66 |
|  |
| - |
| - |
| - |
| - |
| - |
| - |
| - |
| - |
| - |
| - |
| - | \& | - |
| :---: |
| - |
| - |
|  |
| 66 |
| 65 |
| 65 |
|  |
| 64 |
| 64 |
| 63 |
| - |
| - |
| - |
| - |
| - |
| - |
| - | \& | -74 |
| :--- |
| -74 |
| -73 |
| -71 |
| -70 |
| -69 |
| 69 |
| 68 |
| 68 |
| 67 |
| 67 |
| 66 |
| 195 |
| $-74$ $\begin{gathered} 20 \\ 10 \\ 80 \\ \pm 400 \\ +10 \\ 3 \end{gathered}$ | \& | -70 |
| :--- |
| -70 |
| -67 |
| -67 |
| -66 |
| -65 |
|  |
| - |
| - |
| - |
| - |
| - |
| - |
| - |
| - |
| - |
| - |
| - | \& | - |
| :---: |
| - |
| - |
| - |
| - |
| 64 |
| 63 |
| 63 |
|  |
| 62 |
| 61 |
| 60 |
| - |
| - |
| - |
| - |
| - |
| - | \& \[

$$
\begin{gathered}
-72 \\
-70 \\
-66 \\
-70 \\
-67 \\
-66 \\
\\
67 \\
66 \\
66 \\
\\
66 \\
65 \\
64 \\
195 \\
\\
\\
\hline-74 \\
\\
20 \\
10 \\
80 \\
\pm 400 \\
+10 \\
3
\end{gathered}
$$

\] \& | -66 |
| :--- |
| -65 |
| -60 |
| -65 |
| -63 |
| -60 |
|  |
| - |
| - |
| - |
| - |
| - |
| - |
| - |
| - |
| - |
| - | \& \[

$$
\begin{gathered}
d B \\
d B \\
d B \\
d B \\
d B \\
d B \\
\\
d B \\
d B \\
d B \\
d B
\end{gathered}
$$
\] <br>

\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{DYNAMIC PERFORMANCE (Cont.)} \& \multicolumn{3}{|c|}{$+25^{\circ} \mathrm{C}$} \& \multicolumn{3}{|c|}{0 to $+70^{\circ} \mathrm{C}$} \& \multicolumn{3}{|c|}{-55 to $+125^{\circ} \mathrm{C}$} \& \multirow[b]{2}{*}{UNITS} <br>
\hline \& MIN. \& TYP. \& MAX. \& MIN. \& TYP. \& MAX. \& MIN. \& TYP. \& MAX. \& <br>
\hline S/H Acquisition Time ( to $\pm 0.001 \% \mathrm{FSR}, 10 \mathrm{~V}$ step) Overvoltage Recovery Time (5) A/D Conversion Rate \& $$
\frac{-}{5}
$$ \& $$
\begin{gathered}
85 \\
200 \\
-
\end{gathered}
$$ \& 90
-

- \& $\frac{-}{5}$ \& 85
200
- \& 90 \& - \& 85
200
- \& 90
- 
- \& $$
\begin{gathered}
\mathrm{ns} \\
\mathrm{~ns} \\
\mathrm{MHz}
\end{gathered}
$$ <br>

\hline \multicolumn{11}{|l|}{DIGITAL OUTPUTS} <br>
\hline Logic Levels Logic "1" Logic "0" Logic Loading "1" Logic Loading "0" Delay, Falling Edge of EOC to Output Data Valid Delay, Falling Edge of
Output Data Valid
$\qquad$ \& $\stackrel{+2.4}{-}$ \& -
-
-
-
-

- \& -
+0.4
-4
+4

20
10 \& $\stackrel{+2.4}{-}$ \& -
-
-
-
-

- \& -
+0.4
-4
+4
20
10 \& +2.4 \& -
- 
- 
- 
- 
- \& -
+0.4
-4
+4
20
10 \& Volts Volts mA mA MHz MHz <br>
\hline Output Coding \& \multicolumn{10}{|c|}{Offset Binary} <br>
\hline \multicolumn{11}{|l|}{POWER REQUIREMENTS} <br>

\hline | Power Supply Ranges © |
| :--- |
| +5V Supply |
| -5V Supply | \& \[

$$
\begin{aligned}
& +4.75 \\
& -4.75
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& +5.0 \\
& -5.0
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& +5.25 \\
& -5.25
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& +4.75 \\
& -4.75
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& +5.0 \\
& -5.0
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& +4.9 \\
& -4.9
\end{aligned}
$$
\] \& +5.0

-5.0 \& $$
\begin{aligned}
& +5.25 \\
& -5.25
\end{aligned}
$$ \& Volts Volts <br>

\hline | Power Supply Currents |
| :--- |
| +5 V Supply |
| -5V Supply |
| Power Dissipation |
| Power Supply Rejection | \& -

- 
- 
- \& $$
\begin{gathered}
+205 \\
-180 \\
1.8
\end{gathered}
$$ \& \[

$$
\begin{array}{r}
+220 \\
-205 \\
2.1 \\
+0.1 \\
\hline
\end{array}
$$
\] \& -

- 
- 
- \& $$
\begin{gathered}
+205 \\
-180 \\
1.8
\end{gathered}
$$ \& \[

$$
\begin{gathered}
+220 \\
-205 \\
2.1 \\
\pm 0.1
\end{gathered}
$$
\] \& -

- 
- 
- \& +205
-180

1.8 \& $$
\begin{gathered}
+220 \\
-205 \\
2.1 \\
\pm 0.1
\end{gathered}
$$ \&  <br>

\hline
\end{tabular}

## Footnotes:

(1) All power supplies should be on before applying a start convert pulse. All supplies and the clock (start convert pulses) must be present during warmup periods. The device must be continuously converting during this time.
(2) Input voltage ranges for ADS-118A is $\pm 1.25 \mathrm{~V}$
(3) A 100ns wide start convert pulse is used for all production testing. For applications requiring less than an 5 MHz sampling rate, wider start convert pulses can be used.
NOTE: The device only requires the rising edge of a start convert pulse to operate.
(4) Effective bits is equal to:

$$
\frac{(\text { SNR }+ \text { Distortion })-1.76+\left[20 \log \frac{\text { Full Scale Amplitude }}{\text { Actual Input Amplitude }}\right]}{6.02}
$$

(5) This is the time required before the $A / D$ output data is valid once the analog input is back within the specified range.
(6) The minimum supply voltages of +4.9 V and -4.9 V for $\pm \mathrm{VDD}$ are required for $-55^{\circ} \mathrm{C}$ operation only. The minimum limits are +4.75 V and -4.75 V when operating at $+125^{\circ} \mathrm{C}$

## TECHNICAL NOTES

1. Obtaining fully specified performance from the ADS-118 requires careful attention to pc-card layout and power supply decoupling. The device's analog and digital ground systems are connected to each other internally. For optimal performance, tie all ground pins (14, 18, and 23) directly to a large analog ground plane beneath the package.

Bypass all power supplies to ground with $4.7 \mu \mathrm{~F}$ tantalum capacitors in parallel with $0.1 \mu \mathrm{~F}$ ceramic capacitors. Locate the bypass capacitors as close to the unit as possible.
2. The ADS-118 achieves its specified accuracies without the need for external calibration. If required, the device's small initial offset and gain errors can be reduced to zero using
the adjustment circuitry shown in Figures 2a and 2b. For operation without adjustment, tie pin 17 to analog ground. When using this circuitry, or any similar offset and gaincalibration hardware, make adjustments following warmup. To avoid interaction, always adjust offset before gain.
3. To enable the three-state outputs, connect ENABLE (pin 17) to a logic "0" (low). To disable, connect pin 17 to logic "1" (high). The three-state outputs are permanently enabled in the ADS-118A.
4. Applying a start convert pulse while a conversion is in progress ( $\overline{E O C}=$ logic "1") will initiate a new and inaccurate conversion cycle.

## CALIBRATION PROCEDURE

Any offset and/or gain calibration procedures should not be implemented until devices are fully warmed up. To avoid interaction, offset must be adjusted before gain. The ranges of adjustment for the circuits in Figures 2 a and 2 b are guaranteed to compensate for the ADS-118's initial accuracy errors and may not be able to compensate for additional system errors.
A/D converters are calibrated by positioning their digital outputs exactly on the transition point between two adjacent digital output codes. This can be accomplished by connecting
LED's to the digital outputs and adjusting until certain LED's "flicker" equally between on and off. Other approaches employ digital comparators or microcontrollers to detect when the outputs change from one code to the next.
For the ADS-118, offset adjusting is normally accomplished at the point where the MSB is a 1 and all other output bits are 0's and the LSB just changes from a 0 to a 1 . This digital output transition ideally occurs when the applied analog input is $+1 / 2$ LSB ( $+244 \mu \mathrm{~V}$ for ADS-118; $+305 \mu \mathrm{~V}$ for ADS-118A).
Gain adjusting is accomplished when all bits are 1's and the LSB just changes from a 1 to a 0 . This transition ideally occurs when the analog input is at +full scale minus $11 / 2$ LSB's (+0.99927V for ADS-118; +1.249085V for ADS-118A).

## Zero/Offset Adjust Procedure

1. Apply a train of pulses to the START CONVERT input (pin 16) so the converter is continuously converting.
2. Apply $+244 \mu \mathrm{~V}$ (ADS-118) or $+305 \mu \mathrm{~V}$ (ADS-118A) to the


Figure 2a. Optional ADS-118 External Gain and Offset Adjust Circuits

ANALOG INPUT (pin 19).
3. Adjust the offset potentiometer until the output bits are 1000000000000 and the LSB flickers between 0 and 1.

## Gain Adjust Procedure

1. Apply +0.99927 V (ADS-118) or +1.249085 V (ADS-118A) to the ANALOG INPUT (pin 19).
2. Adjust the gain potentiometer until all output bits are 1's and the LSB flickers between 1 and 0.
3. To confirm proper operation of the device, vary the input signal to obtain the output coding listed in Table 1.

Table 1. Output Coding for Bipolar Operation

| BIPOLAR SCALE | ADS-118 INPUT RANGE ( $\pm 1 \mathrm{~V}$ ) | OUTPUT CODING | $\begin{aligned} & \text { ADS-118A } \\ & \text { INPUT } \\ & \text { RANGE } \\ & ( \pm 1.25 \mathrm{~V}) \end{aligned}$ |
| :---: | :---: | :---: | :---: |
|  |  | OFFSET BINARY MSB LSB |  |
| +FS -1 LSB | +0.99951V | 111111111111 | +1.2494V |
| +3/4 FS | +0.75000V | 111000000000 | +0.9375V |
| +1/2 FS | +0.50000V | 110000000000 | +0.6250V |
| 0 | 0.00000 V | 100000000000 | 0.0000 V |
| -1/2 FS | $-0.50000 \mathrm{~V}$ | 010000000000 | -0.6250V |
| -3/4 FS | $-0.75000 \mathrm{~V}$ | 001000000000 | -0.9375V |
| -FS +1 LSB | -0.99951V | 000000000001 | -1.2494V |
| -FS | -1.00000V | 000000000000 | -1.2500V |



Potentiometer is at $25 \Omega$ during the device's factory trim procedure.


Figure 2b. Optional ADS-118A Gain and Offset Adjust Circuits


Figure 3. Typical Connection Diagram


Figure 4. ADS-118/118A Timing Diagram

## THERMAL REQUIREMENTS

All DATEL sampling A/D converters are fully characterized and specified over operating temperature (case) ranges of 0 to $+70^{\circ} \mathrm{C}$ and -55 to $+125^{\circ} \mathrm{C}$. All room temperature ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ) production testing is performed without the use of heat sinks or forced air cooling. Thermal impedance figures for each device are listed in their respective specification tables.
These devices do not normally require heat sinks, however, standard precautionary design and layout procedures should be used to ensure devices do not overheat. The ground and power planes beneath the package, as well as all pcb signal runs to and from the device, should be as heavy as possible to help conduct heat away from the package.

Electrically-insulating, thermally-conductive "pads" may be installed underneath the package. Devices should be soldered to boards rather than socketed, and of course, minimal air flow over the surface can greatly help reduce the package temperature.
In more severe ambient conditions, the package/junction temperature of a given device can be reduced dramatically (typically $35 \%$ ) by using one of DATEL's HS Series heat sinks. See Ordering Information for the assigned part number. See page 1-183 of the DATEL Data Acquisition Components Catalog for more information on the HS Series. Request DATEL Application Note AN8, "Heat Sinks for DIP Data Converters", or contact DATEL directly, for additional information.

$(\mathrm{fs}=5 \mathrm{MHz}, \mathrm{fin}=2.45 \mathrm{MHz}, \mathrm{Vin}=-0.5 \mathrm{~dB}, 4,096-$ point FFT)
Figure 5. FFT Analysis of ADS-118


Figure 6. ADS-118 Histogram and Differential Nonlinearity


$$
\begin{aligned}
& \text { START } \\
& \text { CONVERT }
\end{aligned}
$$



MECHANICAL DIMENSIONS INCHES (mm)



ORDERING INFORMATION

|  | OPERATING | 24-PIN | ACCESSORIES |  |
| :--- | :---: | :---: | :--- | :--- |
| MODEL NUMBER | TEMP. RANGE | PACKAGE | ADS-B118 |  |
| ADS-118MC | 0 to $+70^{\circ} \mathrm{C}$ | Evaluation Board (without ADS-118) |  |  |
| ADS-118MM | -55 to $+125^{\circ} \mathrm{C}$ | DDIP | HS-24 | Heat Sink for all ADS-118 DDIP models |
| ADS-118AMC | 0 to $+70^{\circ} \mathrm{C}$ | SMT |  |  |
| ADS-118AMM | -55 to $+125^{\circ} \mathrm{C}$ | SMT |  |  |

Receptacles for PC board mounting can be ordered through AMP, Inc., Part \# 3-331272-8 (Component Lead Socket), 24 required. For MIL-STD-883 product, or surface mount packaging, contact DATEL.

ISO 9001
R E G I S TERED

