## 3-Phase Brushless DC Motor Controller

## FEATURES

- Hall-Effect Commutation
- $60^{\circ}$ or $120^{\circ}$ Sensor Spacing
- Integral High-Side Drive for all N-Channel MOSFET Bridges
- PWM Input
- Quadrature Selection
- Tachometer Output
- Reversible
- Braking
- Output Enable Control
- Cross Conduction Protection
- Current Limiting
- Undervoltage Lockout
- Internal Pull-Up Resistors


## DESCRIPTION

The Si9979 is a monolithic brushless dc motor controller with integral high-side drive circuitry. The Si9979 is configured to allow either $60^{\circ}$ or $120^{\circ}$ commutation sensor spacing. The internal low-voltage regulator allows operation over a wide input voltage range, $20-$ to $40-\mathrm{V}$ dc.

The Si9979 provides commutation from Hall-effect sensors. The integral high-side drive, which utilizes combination bootstrap/charge pump supplies, allows implementation of an all n-channel MOSFET 3-phase bridge. PWM, direction,
quadrature select, and braking inputs are included for control along with a tachometer output. Protection features include cross conduction protection, current limiting, and undervoltage lockout. The FAULT output indicates when undervoltage, over current, disable, or invalid sensor shutdown has occurred.

The Si9979 is available in both standard and lead (Pb)-free 48-pin SQFP packages and is specified to operate over the commercial temperature range of 0 to $70^{\circ} \mathrm{C}$ (C suffix), and the industrial temperature range of -40 to $85^{\circ} \mathrm{C}$ (D suffix).

## FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Voltage on Pin 42 | 50 V |
| :---: | :---: |
| Voltage on Pins 1-4, 10, 11 | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Voltage on Pins 5-9 | -0.3 V to 5.5 V |
| Voltage on Pins 26, 28, 30, 32, 34, 36 | 60 V |
| Voltage on Pins 27, 31, 35 | -2 to 50 V |
| Operating Temperature |  |
| C Suffix | 0 to $70^{\circ} \mathrm{C}$ |
| D Suffix | -40 to $85^{\circ} \mathrm{C}$ |

0.3 V to $\mathrm{VDD}+0.3 \mathrm{~V}$
e on Pins 1-4, 10, 1

Voltage on Pins 26, 28, 30, 32, 34, 36
to $70^{\circ} \mathrm{C}$
D Suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40 to $85^{\circ} \mathrm{C}$

Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65 to $150^{\circ} \mathrm{C}$
Junction Temperature (TJ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$
Power Dissipation ( $\mathrm{P}_{\mathrm{D}}$ )
C Suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.70 .50 W
D Suffix . . . . . . . . . . . . . . . . . .

## RECOMMENDED OPERATING RANGE

V+
+20 to $40 \mathrm{~V}_{\mathrm{DC}}$
$\mathrm{R}_{\mathrm{T}}$
$10 \mathrm{k} \Omega \mathrm{Min}$

| SPECIFICATIONS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Test Conditions Unless Otherwise Specified$\mathrm{V}+=20 \text { to } 40 \mathrm{~V}, \mathrm{I}_{\mathrm{DD}}=0 \mathrm{~mA}$ |  | Limits |  |  | Unit |
|  |  |  |  | Mina ${ }^{\text {a }}$ | Typ ${ }^{\text {b }}$ | Max ${ }^{\text {a }}$ |  |
| Power |  |  |  |  |  |  |  |
| Supply Voltage Range | V+ |  |  | 20 |  | 40 | V |
| Logic Voltage | $V_{D D}$ | $-20 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{DD}} \leq 0 \mathrm{~mA}$ |  | 14.5 | 16 | 17.5 |  |
| Supply Current | I+ |  |  |  | 4.5 |  | mA |
| Logic Current | IDD |  |  | -20 |  |  |  |
| Internal Reference ${ }^{\text {d }}$ | $\mathrm{V}_{\text {REF }}$ |  |  |  | 4.2 |  | V |
| Commutation Inputs ( $\mathbf{I N}_{A}, \mathrm{IN}_{\mathrm{B}}, \mathrm{IN}_{C}, \mathbf{6 0 / 1 2 0}$ ) |  |  |  |  |  |  |  |
| High-State | $\mathrm{V}_{\mathrm{IH}}$ |  |  | 4.0 |  |  | V |
| Low-State | $\mathrm{V}_{\mathrm{IL}}$ |  |  |  |  | 1.0 |  |
| High-State Input Current | $\mathrm{IIH}^{\text {I }}$ | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}^{\text {d }}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| Low-State Input Current | IIL | $\mathrm{V}_{\mathrm{IL}}=0$ |  |  | -50 |  |  |
| Logic Inputs (F/̄R, EN, QS, PWM, BRK) |  |  |  |  |  |  |  |
| High-State | $\mathrm{V}_{\mathrm{IH}}$ |  |  | 2.0 |  |  | V |
| Low-State | $\mathrm{V}_{\text {IL }}$ |  |  |  |  | 0.8 |  |
| High-State Input Current | $\mathrm{IIH}^{\text {I }}$ | $\mathrm{V}_{\mathrm{IH}}=5$. |  |  |  | 10 | $\mu \mathrm{A}$ |
| Low-State Input Current | IIL | $\mathrm{V}_{\mathrm{IL}}=0$ |  |  | -125 |  |  |
| Outputs |  |  |  |  |  |  |  |
| Low-Side Gate Drive, High State | $\mathrm{V}_{\text {GBH }}$ |  |  | 14 | 16 | 17.5 | V |
| Low-Side Gate Drive, Low State | $\mathrm{V}_{\mathrm{GBL}}$ |  |  |  |  | 0.1 |  |
| High-Side Gate Drive, High State | $\mathrm{V}_{\text {GTH }}$ | $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ | C Suffix |  | 16 | 18 |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$ | D Suffix |  | 16 | 20 |  |
| High-Side Gate Drive, Low State | $\mathrm{V}_{\text {GTL }}$ |  |  |  |  | 0.1 |  |
| Capacitor Voltage ${ }^{\text {d }}$ | $\mathrm{V}_{\text {CAP }}$ | $\mathrm{V}+=40 \mathrm{~V}$ |  |  | 55 |  |  |
| Low-Side Switching, Rise Time | $\mathrm{t}_{\mathrm{rL}}$ | $\begin{gathered} \text { Risetime }=1 \text { to } 10 \mathrm{~V} \\ \text { Falltime }=10 \text { to } 1 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=600 \mathrm{pF} \end{gathered}$ |  |  | 70 |  | ns |
| Low-Side Switching, Fall Time | $\mathrm{t}_{\mathrm{fL}}$ |  |  |  | 25 |  |  |
| High-Side Switching, Rise Time | $\mathrm{t}_{\mathrm{r}}$ |  |  |  | 100 |  |  |
| High-Side Switching, Fall Time | $\mathrm{t}_{\mathrm{fH}}$ |  |  |  | 40 |  |  |
| Break-Before-Make Time | $t_{\text {BLH }}$ |  |  |  | 100 |  |  |
|  | $\mathrm{t}_{\mathrm{BHL}}$ |  |  |  | 300 |  |  |
| TACH Output/FAULT Output | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |  |  | 0.15 | 0.4 | V |
| TACH Output Pulsewidth | ${ }_{\text {t }}$ |  |  | 300 | 600 |  | ns |

Si9979
Vishay Siliconix

| SPECIFICATIONS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Test Conditions Unless Otherwise Specified$\mathrm{V}+=20 \text { to } 40 \mathrm{~V}, \mathrm{I}_{\mathrm{DD}}=0 \mathrm{~mA}$ |  | Limits |  |  | Unit |
|  |  |  |  | Mina | Typ ${ }^{\text {b }}$ | Max ${ }^{\text {a }}$ |  |
| Protection |  |  |  |  |  |  |  |
| Low-Side Undervoltage Lockout | UVLL |  |  |  | 12.2 |  | v |
| Low-Side Hysteresis | $\mathrm{V}_{\mathrm{H}}$ |  |  |  | 0.8 |  |  |
| High-Side Undervoltage Lockout | UVLH | $\mathrm{S}_{\mathrm{A}, \mathrm{B}, \mathrm{C}}=$ |  |  | $\mathrm{V}_{\mathrm{DD}}-3.3$ |  |  |
| Current Limit |  |  |  |  |  |  |  |
| Comparator Input Bias Current | 1 IB |  |  | -5 |  |  | $\mu \mathrm{A}$ |
| Comparator Threshold Voltage | $\mathrm{V}_{\text {TH }}$ | $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ | C Suffix | 90 | 100 | 110 | mV |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$ | D Suffix | 85 | 100 | 125 |  |
| Common Mode Voltage | $\mathrm{V}_{\mathrm{CM}}$ |  |  | 0 |  | 1 | V |
| One Shot Pulse Width | $\mathrm{t}_{\mathrm{p}}$ | $\mathrm{R}_{\mathrm{T}}=10 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=0.001 \mu \mathrm{~F}$ |  | 8 | 10 | 12 | $\mu \mathrm{s}$ |
|  |  | $\mathrm{R}_{\mathrm{T}}=10 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=0.01 \mu \mathrm{~F}$ |  | 80 | 100 | 120 |  |

Notes
a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
c. The reference voltage is not available for external use.
d. $\quad V_{C A P}=(V+)+\left(V_{D D}\right)$.

| COMMUTATION TRUTH TABLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs |  |  |  |  |  |  |  |  |  | Outputs |  |  |  |  |  |  | Conditions |
|  | $\begin{aligned} & \text { enso } \\ & \text { Spac } \end{aligned}$ |  | $\begin{array}{r} \mathrm{S} \\ \mathbf{( 1 2 0} \end{array}$ | $\begin{aligned} & \text { enso } \\ & { }^{\circ} \text { Spa } \end{aligned}$ |  |  |  |  |  |  | Driv |  | Bot | tom D |  |  |  |
| $\mathrm{IN}_{\text {A }}$ | $\mathrm{IN}_{\mathrm{B}}$ | $\mathrm{IN}_{\mathrm{C}}$ | $\mathrm{IN}_{\mathrm{A}}$ | $\mathrm{IN}_{\mathrm{B}}$ | $\mathrm{IN}_{\mathrm{C}}$ | EN | F/R | $\begin{gathered} \text { BR } \\ \text { K } \end{gathered}$ | $\mathrm{I}^{+}$ | $\begin{gathered} \text { GT- } \\ \text { A } \end{gathered}$ | $\left\lvert\, \begin{gathered} \text { GT- } \\ \text { B } \end{gathered}\right.$ | $\left\lvert\, \begin{gathered} \text { GT- } \\ \text { C } \end{gathered}\right.$ | $\begin{gathered} \text { GB } \\ \text { A } \end{gathered}$ | $\begin{gathered} \text { GB } \\ \text { B } \end{gathered}$ | $\begin{gathered} \text { GB } \\ \text { C } \end{gathered}$ | FAULT |  |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |  |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |  |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |  |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |  |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |  |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |  |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |  |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |  |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |  |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |  |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |  |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |  |
| X | X | X | X | X | X | 0 | X | 0 | X | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Disable |
| X | X | X | X | X | X | 0 | X | 1 | X | 0 | 0 | 0 | 1 | 1 | 1 | 0 | Power Down |
| L | L | L | L | L | L | 1 | X | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | Brake |
| L | L | L | L | L | L | 1 | X | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | Over I in BRK |
| L | L | L | L | L | L | 1 | X | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Over I |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | X | 0 | X | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | X | 1 | X | 0 | 0 | 0 | 1 | 1 | 1 | 0 |  |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | X | 0 | X | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | X | 1 | X | 0 | 0 | 0 | 1 | 1 | 1 | 0 |  |

Notes: L. Any valid sensor combination
X. Don't care

## PIN CONFIGURATION AND ORDERING INFORMATION

SQFP-48


## PIN DESCRIPTION

Pins 1-3: $\mathbf{I N}_{\mathrm{A}}, \mathrm{IN}_{\mathrm{B}}, \mathrm{IN}_{\mathbf{C}}$
$I N_{A}, I N_{B}$, and $I N_{C}$ are the commutation sensor inputs, and are intended to be driven by open collector Hall effect switches. These inputs have internal pull up resistors tied to $\mathrm{V}_{\mathrm{DD}}$, which eliminates the need for external pull up resistors.

Pin 4: 60/120
The 60/120 input allows the use of the Si9979 with either a $60^{\circ}$ or $120^{\circ}$ commutation sensor spacing. An internal pull up resistor, which is tied to $V_{D D}$, sets the default condition to $60^{\circ}$ spacing. $120^{\circ}$ spacing is selected by pulling this input to ground.

## Pin 5: EN (Enable)

A logic " 1 " on this input allows commutation of the motor. This is the default condition as this pin is pulled up internally. When this pin is pulled to ground, all gate drive outputs are turned off.

## Pin 6: F/R (Forward/Reverse)

A logic " 1 " on this input selects commutation for motor rotation in the "forward" direction. This is the default condition as this
pin is pulled up internally. When this pin is pulled to ground, the commutation sensor logic levels are inverted internally, causing reverse rotation.

Pin 7: QS (Quadrature Select)

This input determines whether the bottom MOSFETs or both bottom and top MOSFETs switch in response to the PWM signal. A logic "1" on this input enables only the bottom MOSFETs. This is the default condition as this pin is pulled up internally. When this pin is pulled to ground, both the bottom and top MOSFETs are enabled.

Pin 8: PWM

An open collector (drain) or TTL compatible signal is applied to this input to control the motor speed. The QS input determines which MOSFETs are switched in response to the PWM signal. If no PWM signal is being used, this input is left open. It is pulled up internally, which allows the MOSFETs to follow the commutation sequence.

## PIN DESCRIPTION (CONT'D)

## Pin 9: BRK

With this input at logic " 1 ", the top MOSFETs are turned off and the bottom MOSFETs are turned on, shorting the motor windings together. This provides a braking torque which is dependent on the motor speed. This is the default condition as this pin is pulled up internally. When this pin is pulled to ground, the MOSFETs are allowed to follow the commutation sequence.

## Pin 10: TACH

This output provides a minimum 300-nanosecond output pulse for every commutation sensor transition, yielding a 6 pulse per electrical revolution tachometer signal. This output is open drain.

## Pin 11: FAULT

The FAULT output switches low to indicate that at least one of the following conditions exists, controller disable ( $\overline{\mathrm{EN}}$ ), undervoltage lockout, invalid commutation sensor code shutdown, or overcurrent shutdown. This output is open drain.

## Pin 17: $\mathbf{R}_{\mathbf{T}} / \mathbf{C}_{\mathbf{T}}$

The junction of the current limit one shot timing resistor and capacitor is connected to this pin. This one-shot is triggered by the current limit comparator when an overcurrent condition exists. This action turns off all the gate drives for the period defined by $\mathrm{R}_{\mathrm{T}}$ and $\mathrm{C}_{\mathrm{T}}$, thus stopping the flow of current.

## Pin 18: $\mathbf{R}_{\mathbf{T}}$

One side of the current limit one shot timing resistor is connected to this pin.

Pin 19: $\mathbf{I S}_{\mathbf{+}}$
This is the sensing input of the current limit comparator and should be connected to the positive side of the current sense resistor. When the voltage across the current sense resistor exceeds 100 mV , the comparator switches and triggers the current limit one-shot. The one-shot turns off all the gate drives for the period defined by $\mathrm{R}_{\mathrm{T}}$ and $\mathrm{C}_{\mathrm{T}}$, thus stopping the flow of current. If the overcurrent condition remains after the shutdown period, the gate drives will be held off until the overcurrent condition no longer exists.

Pin 20: $\mathbf{I s}^{-}$
This pin is the ground reference for the current limit comparator. It should be connected directly to the ground side of the current sense resistor to enhance noise immunity.

## Pins 12-16: 21-24, 37-41, 44-48, GND

These pins are the return path for both the logic and gate drive circuits. Also, they serve to conduct heat out of the package, into the circuit board.

## Pin 25: GB $_{C}$

This is the gate drive output for the bottom MOSFET in Phase C.

Pin 26: GT $_{C}$
This is the gate drive output for the top MOSFET in Phase C.
Pin 27: $\mathrm{S}_{\mathrm{C}}$
This pin is negative supply of the high-side drive circuitry. As such, it is the connection for the negative side of the bootstrap capacitor, the top MOSFET Source, the bottom MOSFET Drain, and the Phase C output.

## Pin 28: CAP $_{C}$

This pin is the positive supply of the high-side circuitry. The bootstrap capacitor for Phase C is connected between this pin and SC.

## Pin 29: GB $_{B}$

This is the gate drive output for the bottom MOSFET in Phase B.

## Pin 30: $\mathrm{GT}_{\mathrm{B}}$

This is the gate drive output for the top MOSFET in Phase B.

## Pin 31: $\mathrm{S}_{\mathrm{B}}$

This pin is negative supply of the high-side drive circuitry. As such, it is the connection for the negative side of the bootstrap capacitor, the top MOSFET Source, the bottom MOSFET Drain, and the Phase B output.

## Pin 32: $\mathrm{CAP}_{\mathrm{B}}$

This pin is the positive supply of the high-side circuitry. The bootstrap capacitor for Phase B is connected between this pin and SB.

## Pin 33: GB $_{\mathrm{A}}$

This is the gate drive output for the bottom MOSFET in Phase A.

Vishay Siliconix

## PIN DESCRIPTION (CONT'D)

## Pin 34: $\mathbf{G T}_{\mathrm{A}}$

This is the gate drive output for the top MOSFET in Phase A.

## Pin 35: $\mathbf{S}_{\mathbf{A}}$

This pin is negative supply of the high-side drive circuitry. As such, it is the connection for the negative side of the bootstrap capacitor, the top MOSFET Source, the bottom MOSFET Drain, and the Phase A output.

Pin 36: $\mathrm{CAP}_{\mathrm{A}}$
This pin is the positive supply of the high-side circuitry. The bootstrap capacitor for Phase A is connected between this pin and SA.

Pin 42: V+

The supply voltage for the Si9979 is connected between this pin and ground. The internal logic and high-side supply voltages are derived from $\mathrm{V}+$.

Pin 43: $V_{D D}$
$V_{D D}$ is the internal logic and gate drive voltage. It is necessary to connect a capacitor between this pin and ground to insure that the current surges seen at the turn on of the bottom MOSFETs does not trip the undervoltage lockout circuitry.

## APPLICATION CIRCUITS



FIGURE 1. Three-Phase Brushless DC Motor Controller

Vishay Siliconix

## APPLICATION CIRCUITS



FIGURE 2. Single H-Bridge Controller


FIGURE 3. Three-Phase AC Motor Controller

APPLICATION CIRCUITS


$$
V_{D D^{\prime}}=V_{D D}-V_{B E}
$$

FIGURE 4. External $V_{D D}$ Regulator

## Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

