## RENESAS

## M64895BGP

$I^{2} \mathrm{C}$ BUS FREQUENCY SYNTHESIZER FOR TV/VTR
REJ03F0018-0100Z
Rev.1.0
Aug.27.2003

## Description

The M64895BGP is a semiconductor integrated circuit consisting of PLL frequency synthesizer for TV/VCR using I ${ }^{2} \mathrm{C}$ BUS control. It contains the prescaler with operating up to $1.3 \mathrm{GHz}, 4$ band drivers and tuning. amplifier for direct tuning.

## Features

- 4 integrated PNP band drivers $(\mathrm{Io}=40 \mathrm{~mA}, \mathrm{Vsat}=0.2 \mathrm{~V}$ typ@ Vcc 1 to 13.2 V$)$
- Built in tuning Amplifier for direct tuning.
- Low power dissipation ( $\mathrm{Icc}=20 \mathrm{~mA}, \mathrm{Vcc}=5 \mathrm{~V}$ )
- Built-in prescaler with input amplifier (fmax $=1.3 \mathrm{GHz}$ )
- PLL lock/unlock status display output (Built-in pull up resistor)
- $\mathrm{I}^{2} \mathrm{C}$ bus control (write mode only)
- X 3type of tuning steps (Division ratio $1 / 512,1 / 640,1 / 1024$ ) with 4 MHz X 'tal
- Programmable chip address
- Small package (16 Pin SSOP)


## Application

- TV, VCR tuners


## Block Diagram



Pin Configuration (TOP VIEW)


OUTLINE 16P2Z

## Pin Description

| Symbol | Pin <br> No. | Pin name | Function |
| :---: | :---: | :---: | :---: |
| fin | 1 | Prescaler input | Input for the VCO frequency. |
| GND | 2 | GND | Ground to 0 V |
| Vcc1 | 3 | Power supply voltage 1 | Power supply voltage terminal. 5.0 V+/-0.5 V |
| Vcc2 | 4 | Power supply voltage 2 | Power supply for band switching. Vcc1 to 13.2 V |
| BS4 | 5 | Band switching outputs | PNP open collector method is used. |
| BS3 | 6 |  | When the band switching data is " H ", the output is "ON". |
| BS2 | 7 |  | When it is " $L$ ", the output is "OFF". |
| BS1 | 8 |  |  |
| Vin | 9 | Filter input <br> (Charge pump output) | This is the output terminal for the LPF input and charge pump output. When the phase of the programmable divider output ( $\mathrm{f} 1 / \mathrm{N}$ ) is ahead compared to the reference frequency (fref), the "source" current state becomes active. If it is lag, the "sink" current becomes active. If the phases are the same, the high impedance state becomes active. |
| Vtu | 10 | Tuning output | This supplies the tuning voltage. |
| Vcc3 | 11 | Power supply voltage 3 | Power supply voltage for tuning voltage 28 to 35 V |
| LD/f test | 12 | Lock detect/Test port | Lock detector is output. Programmable freq. Divider output and reference freq. output is selected by the test mode. |
| SCL | 13 | Clock input | Data is read into the shift register when the clock signal falls. |
| SDA | 14 | Data input | Input for band SW and programmable frequency. divider set falls. |
| ADS | 15 | Address switching input | Chip address sets it up with the input condition of terminal. |
| X in | 16 | This is connected to theCrystal oscillator. | 4.0 MHz crystal oscillator connected. |

## Method of setting DATA

The input information of chip address and data of 2 or 4 bytes are received in $\mathrm{I}^{2} \mathrm{C}$ bus receiver. It shows a de definition of bus protocol admitted in the following.

1_STA CA CB BB STO<br>2_STA CA D1 D2 STO<br>STA: Start condition<br>3_STA CA CB BB D1 D2 STO<br>STO: Stop condition<br>4_STA CA D1 D2 CB BB STO<br>CA: Chip address<br>CB: Control data byte<br>BB: Band S.W. data byte<br>D1: Divider data byte<br>D2: Divider data byte

The information of 5 bytes required for circuit operation are chip address, control data and band S.W.data of 2 bytes and divider data of 2 bytes. After the chip address input, 2 or 4 bytes can be received. Function bit contained the first and the third data byte to distinguish between divider data and control data band S.W. data, and "0" goes ahead of divider data and " 1 " goes ahead of control data, band S.W. data,
The timing reading data show in under figure. Divider data uses 15 bits is read in at the rise of the eighth bit clock signal of the second byte divider data (D2). Control data (CB) and band SW-data (BB) is each read in the rise of eighth bits clock signal.


Write mode format

|  | Byte | MSB |  |  |  |  | LSB |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | Address Byte | 1 | 1 | 0 | 0 | 0 | MA1 | MA0 | 0 | A |
| 2 | Divider Byte 1 | 0 | N14 | N13 | N12 | N11 | N10 | N9 | N8 | A |
| 3 | Divider Byte 2 | N7 | N6 | N5 | N4 | N3 | N2 | N1 | N0 | A |
| 4 | Control Byte 1 | 1 | CP | T2 | T1 | T0 | RSa | RSb | OS | A |
| 5 | Band SW Byte | X | X | X | X | BS4 | BS3 | BS2 | BS1 | A |

## M64895BGP

## Mode data set up method

X: Random, 0 or 1. normal ' 0 "
MA1, MAO: programmable Address Bit

| Address input voltage | MA1 | MA |
| :--- | :--- | :--- |
| 0 to $0.1^{*}$ Vcc1 | 0 | 0 |
| Always valid | 0 | 1 |
| $0.4^{*}$ Vcc 1 to $0.6^{*}$ Vcc1 | 1 | 0 |
| $0.9^{*} \mathrm{Vcc} 1$ to Vcc 1 | 1 | 1 |

N14 to NO: How to set dividing ratio of the programmable the divider
Dividing ratio $\mathrm{N}=\mathrm{N} 14\left(2^{14}=16384\right)+\ldots+\mathrm{NO}\left(2^{0}=1\right)$
Therefore, the rage of division N is 1,024 to 32,768
(Example) frvco $=$ fref $^{*} 8^{*} \mathrm{~N}$

$$
\begin{aligned}
& =3.90625 * 8 * N \\
& =31.25 * N(k H z)
\end{aligned}
$$

CP: Setting up the charge pump current of the phase comparator

| CP | Charge pump current | Mode |
| :--- | :--- | :--- |
| 0 | $70 \mu \mathrm{~A}$ | Test |
| 1 | $270 \mu \mathrm{~A}$ | Normal |

T2, T1, T0: Setting up for the test mode

| T2 | T1 | T0 | Charge pump | 12 pin condition | Mode |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | $X$ | Normal operation | Lock output | Normal operation |
| 0 | 1 | $X$ | High impedance | Lock output | Test |
| 1 | 1 | 0 | Sink | Lock output | Test |
| 1 | 1 | 1 | Source | Lock output | Test |
| 1 | 0 | 0 | High impedance | fref output | Test |
| 1 | 0 | 1 | High impedance | f1/N output | Test |

RSa, RSb: Set up for the reference Frequency division ratio

| RSa | RSb | division ratio |
| :--- | :--- | :--- |
| 1 | 1 | $1 / 512$ |
| 0 | 1 | $1 / 1024$ |
| $X$ | 0 | $1 / 640$ |

OS: Set up the tuning amplifier

| OS | Tuning voltage output | Mode |
| :--- | :--- | :--- |
| 0 | ON | Normal |
| 1 | OFF | Test |

Power on rest operation (Initial state the power is turned ON )

| BS4 to BS1 | :OFF |
| :--- | :--- |
| Charge pump | $:$ High impedance |
| Tuning amplifier | $:$ OFF |
| Charge pump current | $: 270 \mu \mathrm{~A}$ |

Frequency division ratio : 1/1024
Lock detector
: H

## M64895BGP

## Timing diagram



## Crystal oscillator connection diagram



## Absolute maximum ratings

$\left(\mathrm{Ta}=-20^{\circ} \mathrm{C}\right.$ to $75^{\circ} \mathrm{C}$ unless otherwise noted)

| Parameter | Symbols | Max. ratings | Units | Conditions |
| :--- | :--- | :--- | :--- | :--- |
| Standby voltage1 | Vcc 1 | 6.0 | V | Pin3 |
| Standby voltage2 | Vcc 2 | 14.4 | V | Pin4 |
| Standby voltage3 | Vcc 3 | 36.0 | V | Pin11 |
| Input voltage | VI | 6.0 | V | Not to exceed Vcc1 |
| Output voltage | Vo | 6.0 | V | Pin 12 |
| Voltage applied when <br> the band output current is OFF | $\mathrm{V}_{\mathrm{BSOFF}}$ | 14.4 | V |  |
| Band output current | $\mathrm{I}_{\mathrm{BSON}}$ | 50.0 | mA | Per 1 band output circuit |
| ON the time when the band <br> output is ON | $\mathrm{t}_{\mathrm{BSON}}$ | 10 | sec | 50 mA per 1 band output circuit |
| Power dissipation | Pd | 350 | mW | $\mathrm{Ta}=75^{\circ} \mathrm{C}$ |
| Operating temperature | Topr | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

## Recommended operating conditions

|  |  | $\left(\mathrm{Ta}=-20^{\circ} \mathrm{C}\right.$ to $75^{\circ} \mathrm{C}$ unless otherwise noted) |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Parameter | Symbols | Ratings | Units | Conditions |
| Standby voltage1 | Vcc1 | 4.5 to 5.5 | V |  |
| Standby voltage2 | Vcc 2 | 5.0 to 13.2 | V |  |
| Standby voltage3 | Vcc3 | 30 to 35 | V |  |
| Operating frequency (1) | fopr1 | 4.0 | MHz | Crystal oscillation circuit |
| Operating frequency (2) | fopr2 | 80 to 1300 | MHz |  |
| Band output current 5 to 8 | I BDL | 0 to 40 | mA | Normally 1 circuit is on. 2 circuits on at <br> the same time is max. It is prohibited to <br> have 3 or more circuits turned on at the <br> same time. |

## Electrical Characteristics

| Parameters | $\left(\mathrm{Ta}=-20^{\circ} \mathrm{C}\right.$ to $75^{\circ} \mathrm{C}, \mathrm{Vcc} 1=5.0 \mathrm{~V} \mathrm{Vcc}=12 \mathrm{~V}, \mathrm{Vcc} 3=33 \mathrm{~V}$, unless otherwise noted $)$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Test pin | Test conditions | Limits |  |  | Unit |
|  |  |  |  | Min | Typ | Max |  |
| Input terminals |  |  |  |  |  |  |  |
| "H" input voltage | VIH | 13 to 14 |  | 3.0 | - | Vcc1+0.3 | V |
| "L" input voltage | VIL | 13 to 14 |  | - | - | 1.5 | V |
| "H" input current | IIH | 13 to 14 | $\mathrm{Vcc} 1=5.5 \mathrm{~V}, \mathrm{Vi}=4.0 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| "L" input current | IIL | 13/14 | $\mathrm{Vcc} 1=5.5 \mathrm{~V}, \mathrm{Vi}=0.4 \mathrm{~V}$ | - | -4/-14 | -10/-30 | $\mu \mathrm{A}$ |
| SDA output |  |  |  |  |  |  |  |
| "L" output voltage | VOL | 14 | $\mathrm{Vcc} 1=5.5 \mathrm{~V}$, $\mathrm{lc}=3 \mathrm{~mA}$ | - | - | 0.4 | V |
| Leak current | ILO | 14 | $\mathrm{Vcc} 1=5.5 \mathrm{~V}$, $\mathrm{lc}=5.5 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| Band SW |  |  |  |  |  |  |  |
| Output voltage | $V_{B S}$ | 5 to 8 | $\mathrm{Vcc2}=12 \mathrm{~V}$, lo $=-40 \mathrm{~mA}$ | 11.6 | 11.8 | - | V |
| Leak current | ІІк 101 | 5 to 8 | $\mathrm{Vcc} 2=12 \mathrm{~V}$, Band SW is OFF $\mathrm{Vo}=0 \mathrm{~V}$ | - | - | -10 | $\mu \mathrm{A}$ |
| Tuning output |  |  |  |  |  |  |  |
| Output voltage "H" | VtoH | 10 | $V \mathrm{Cc} 3=33 \mathrm{~V}$ | 32.5 | - | - | V |
| Output voltage "L" | VtoL | 10 | $\mathrm{Vcc} 3=33 \mathrm{~V}$ | - | 0.2 | 0.4 | V |
| Charge pump |  |  | $\mathrm{Vcc1}=5.0 \mathrm{~V}, \mathrm{Vo}=2.5 \mathrm{~V}$ |  |  |  |  |
| "H" output current | lOH | 9 | $\mathrm{Vcc} 1=5.0 \mathrm{~V}, \mathrm{Vo}=2.5 \mathrm{~V}$ | - | $\pm 270$ | $\pm 370$ | $\mu \mathrm{A}$ |
| "L" output current | loL | 9 | $\mathrm{Vcc} 1=5.0 \mathrm{~V}, \mathrm{Vo}=2.5 \mathrm{~V}$ | - | $\pm 70$ | $\pm 110$ | $\mu \mathrm{A}$ |
| Leak current | $\mathrm{I}_{\text {cpLK }}$ | 9 | $\mathrm{Vcc} 1=5.5 \mathrm{~V}$ | - | - | $\pm 50$ | nA |
| Supply current 1 | ICC | 3 |  | - | 20 | 30 | mA |
| Supply current 2 |  |  | $\mathrm{Vcc} 2=12 \mathrm{~V}$ |  |  |  |  |
| 4circuits OFF | $\operatorname{lcc} 2 \mathrm{~A}$ | 4 |  | - | - | 0.3 | mA |
| 1 circuits ON, |  |  | $\mathrm{Vcc} 2=12 \mathrm{~V}$ |  |  |  |  |
| Output open | $\mathrm{I}_{\mathrm{CC}} 2 \mathrm{~B}$ | 4 | $\mathrm{Vcc2}=12 \mathrm{~V}$, $\mathrm{lo}=-40 \mathrm{~mA}$ | - | 6.0 | 8.0 | mA |
| Output current 40 mA | 1 lc 2 C | 4 | $\mathrm{Vcc} 2=33 \mathrm{~V}$, Output ON | - | 46.0 | 48.0 | mA |
| Supply current 3 | $\mathrm{I}_{\mathrm{c}} 3$ | 11 |  | - | 3.0 | 4.0 | mA |

Note: The typical values are at $\mathrm{Vcc} 1=5.0 \mathrm{~V}, \mathrm{Vcc} 2=12 \mathrm{~V}, \mathrm{Vcc} 3=33 \mathrm{~V}, \mathrm{Ta}=+25^{\circ} \mathrm{C}$

## Switching characteristics

| Parameter | $\left(\mathrm{Ta}=-20^{\circ} \mathrm{C}\right.$ to $75^{\circ} \mathrm{C}, \mathrm{Vcc} 1=5.0 \mathrm{~V}, \mathrm{Vcc}=12 \mathrm{~V}, \mathrm{Vcc} 3=33 \mathrm{~V}$, unless otherwise noted) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Test pin | Test conditions |  | Limits |  |  | Unit used |
|  |  |  |  |  | Min | Typ | Max |  |
| Prescaler operating frequency | fopr | 1 | $\begin{aligned} & \hline \text { Vcc1 }=4.5 \text { to } 5.5 \mathrm{~V} \\ & \text { Vin }=\text { Vinmin to Vinmax } \end{aligned}$ |  | 80 | - | 1300 | MHz |
| Operating input voltage | Vin | 1 | $\mathrm{Vcc} 1=4.5$ to 5.5 V | 80 to 100 MHz | -24 | - | 4 | dBm |
|  |  |  |  | 100 to 200 MHz | -27 | - | 4 |  |
|  |  |  |  | 200 to 800 MHz | -30 | - | 4 |  |
|  |  |  |  | 800 to 1000 MHz | -27 | - | 4 |  |
|  |  |  |  | 1000 to 1300 MHz | -18 | - | 4 |  |
| Clock pulse frequency | fscL | 13 | $\mathrm{Vcc} 1=4.5$ to 5.5 V |  | 0 | - | 100 | kHz |
| Bus free time | t ${ }_{\text {buF }}$ | 14 | $\mathrm{Vcc} 1=4.5$ to 5.5 V |  | 4.7 | - | - | $\mu \mathrm{s}$ |
| Data hold time | thdsta | 13 | $\mathrm{Vcc} 1=4.5$ to 5.5 V |  | 4 | - | - | $\mu \mathrm{s}$ |
| SCL low hold time | tıow | 13 | $\mathrm{Vcc1}=4.5$ to 5.5 V |  | 4.7 | - | - | $\mu \mathrm{s}$ |
| SCL high hold time | $\mathrm{thigh}^{\text {a }}$ | 13 | $\mathrm{Vcc1}=4.5$ to 5.5 V |  | 4 | - | - | $\mu \mathrm{s}$ |
| Set up time | $\mathrm{t}_{\text {Susta }}$ | $\begin{aligned} & 13 \\ & 14 \end{aligned}$ | $\mathrm{Vcc} 1=4.5$ to 5.5 V |  | 4.7 |  | - | $\mu \mathrm{s}$ |
| Data hold time | thdoat | $\begin{aligned} & 13, \\ & 14 \end{aligned}$ | $\mathrm{Vcc} 1=4.5$ to 5.5 V |  | 0 | - | - | S |
| Data set up time | $\mathrm{t}_{\text {sudat }}$ | $\begin{aligned} & 13 \\ & 14 \end{aligned}$ | $\mathrm{Vcc} 1=4.5$ to 5.5 V |  | 250 | - | - | ns |
| Rise time | tR | $\begin{aligned} & 13 \\ & 14 \end{aligned}$ | $\mathrm{Vcc} 1=4.5$ to 5.5 V |  | - | - | 1000 | ns |
| Fall time | tF | $\begin{aligned} & \hline 13, \\ & 14 \end{aligned}$ | $\mathrm{Vcc} 1=4.5$ to 5.5 V |  | - | - | 300 | ns |
| Set up time | tsusto | $\begin{aligned} & \hline 13 \\ & 14 \end{aligned}$ | $\mathrm{Vcc} 1=4.5$ to 5.5 V |  | 4 | - | - | $\mu \mathrm{s}$ |

## Application example



## Package Dimensions



RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, onte-machi, Chiyoda-ku, Tokyo 100-00004, Japan
Keep safety first in your circuit designs! maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

## Notes regarding these materials

. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's Renesas Techny do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party
diagrams, charts, programs, algorithms,
. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor ome page (http://www.renesas.com)
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assume no responsibility for any damage, liability or other loss resulting from the information contained herein
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
and/or the country of destination is prohibited
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

## Renesas Technology America, Inc

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

## Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585900

## Renesas Technology Europe GmbH

Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 38070 0, Fax: <49> (89) 9293011
Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: < $852>2265-6688$, Fax: <852> 2375-6836
Renesas Technology Taiwan Co., Ltd.
FL 10, \#99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No. 205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

## Renesas Technology Singapore Pte. Ltd.

1, Harbour Front Avenue, \#06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

