## HA16107P/FP, HA16108P/FP

PWM Switching Regulator for
High-performance Voltage Mode Control
REJ03F0141-0400
(Previous: ADE-204-012C)
Rev.4.00
Jun 15, 2005

## Description

The IC products in this series are primary control switching regulator control IC's appropriate for obtaining stabilized DC voltages from commercial AC power.

These IC's can directly drive power MOS FET's, they have a timer function built in to the secondary overcurrent protection, and they can perform intermittent operation or delayed latched shutdown as protection operations in unusual conditions. They can be used to implement switching power supplies with a high level of safety due to the wide range of built-in functionality.

## Functions

- 6.45 V reference voltage
- Triangle wave generator
- Error amplifier
- Under voltage lockout protector
- PWM comparator
- Pulse-by-pulse current limitting
- Timer-latch current limitting (HA16107)
- ON/OFF timer function (HA16108)
- Soft start and quick shutdown
- Output circuit for power MOS FET driving


## Features

- Operating frequencies up to a high 600 kHz
- Built-in pre-driver circuit for driving power MOS FET
- Built-in timer latch over-current protection function (HA16107)
- The OCL enables intermittent operation by an ON/OFF timer for prevention of secondary overcurrent. (HA16108)
- The UVL function (under voltage lockout) is applied to both Vin and Vref.
- ON/OFF reset: an auto-reset function which is based on the time constant of an external capacitor and observation of drops in Vin.
- Since the over-voltage protection function OVP (the TL pin) only observes voltage drops in Vin, it is possible to use the OVP and ON/OFF pin for independent purposes.
- Built-in 34 V Zener diode between Vin and ground.

Ordering Information

| Product | Typical Threshold Voltage |  | Notes | Package Code (Previous Code) |
| :---: | :---: | :---: | :---: | :---: |
|  | UVL1 | OVP |  |  |
| HA16107P | Hi: 16.2 V | 7.0 V | Timer latch protection | DP-16 |
| HA16107FP | Lo: 9.5 V |  |  | $\begin{aligned} & \hline \text { PRSP0016DH-A } \\ & \text { (FP-16DA) } \end{aligned}$ |
| HA16108P | Hi: 16.2 V | Hi: 7.0 V | On-off timer | DP-16 |
| HA16108FP | Lo: 9.5 V | Lo: 1.3 V | protection | $\begin{aligned} & \text { PRSP0016DH-A } \\ & \text { (FP-16DA) } \end{aligned}$ |

## Pin Arrangement



Notes: 1. In the SOP package models (HA16107FP and HA16108FP) pins 4, 5, and 13 are connected inside the IC. However, all must be connected to the system ground.
2. Pin 16 is TL (HA16107), ON/OFF (HA16108).

## Pin Functions

- HA16107P, HA16108P

| Pin No. | Symbol | Pin Functions |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\text {IN }}$ | Input voltage |
| 2 | OUT | Pulse output |
| 3 | CL (+) | Current limiter |
| 4 | $\mathrm{V}_{\mathrm{E}}$ | Output ground |
| 5 | CL (-) | Current limiter |
| 6 | $\mathrm{R}_{\text {T1 }}$ | Timing resistor (rising time) |
| 7 | $\mathrm{C}_{\text {T }}$ | Timing capacitor |
| 8 | $\mathrm{R}_{\text {T2 }}$ | Timing resistor (falling time) |
| 9 | Vref | Reference voltage output |
| 10 | ST | Soft start |
| 11 | IN (+) | Error amp (+) input |
| 12 | GND | Ground |
| 13 | NC | NC |
| 14 | IN (-) | Error amp (-) input |
| 15 | E/O | Error output |
| 16 | TL, ON/OFF | Timer latch (HA16107), ON/OFF (HA16108) |

- HA16107FP, HA16108FP

| Pin No. |  | Symbol |
| :--- | :--- | :--- |
| 1 | $\mathrm{~V}_{\text {IN }}$ | Pin Functions |
| 2 | OUT | Pulse output |
| 3 | CL (+) | Current limiter |
| 4 | GND | Ground |
| 5 | GND | Ground |
| 6 | $\mathrm{R}_{\mathrm{T} 1}$ | Timing resistor (rising time) |
| 7 | $\mathrm{C}_{\mathrm{T}}$ | Timing capacitor |
| 8 | $\mathrm{R}_{\text {T2 }}$ | Timing resistor (falling time) |
| 9 | Vref | Reference voltage output |
| 10 | ST | Soft start |
| 11 | IN (+) | Error amp (+) input |
| 12 | GND | Ground |
| 13 | GND | Ground |
| 14 | IN (-) | Error amp (-) input |
| 15 | E/O | Error output |
| 16 | TL, ON/OFF | Timer latch (HA16107), ON/OFF (HA16108) |

Block Diagram

- HA16107P/FP

- HA16108P/FP


Note: Dotted lines apply to the SOP package model (pins 4, 5, and 13: ground)

## Function and Timing Chart

## Triangle Waveform and PWM Output

- Timing chart (during normal operation)


Note: When fosc is high, the actual value will differ from that given by the formula due to the delay time. Determine the correct constants after constructing a test circuit.

1. Timing in Normal Operation

Timing in these ICs is based on a triangular voltage waveform. The rising edge (leading edge) defines the deadband time $\mathrm{t}_{\mathrm{DB}}$. The falling edge (trailing edge) defines the ON-duty control band $\mathrm{t}_{\mathrm{ON}}$. PWM output is on in the area
within $\mathrm{t}_{\mathrm{ON}}$ that is bounded above by the triangle wave $\mathrm{V}_{\mathrm{CT}}$ and error output $\mathrm{V}_{\mathrm{E} / \mathrm{O}}$.
The following pin outputs are related to PWM control:

- $\mathrm{C}_{\mathrm{T}}$ (pin 7): triangle-wave voltage output
- $\mathrm{E} / \mathrm{O}$ (pin 15): error output voltage
- $\mathrm{R}_{\mathrm{T} 2}$ (pin 8): ON-duty pulse output voltage
- OUT (pin 2): PWM pulse output (for driving the gate of a power MOS FET)

2. Triangle Oscillator, Waveform and Frequency

The triangle oscillator in these ICs generates a triangular waveform by charging and discharging timing capacitor $\mathrm{C}_{\mathrm{T}}$ with a constant current, as shown in the equivalent circuit. The $\mathrm{C}_{\mathrm{T}}$ charge current is:

$$
\mathrm{I}\left(\mathrm{C}_{\mathrm{Tchg}}\right)=\mathrm{I}_{1}=\frac{\mathrm{V}_{\mathrm{REF}}-2 \mathrm{~V}_{\mathrm{BE}}}{\mathrm{R}_{\mathrm{T} 1}}
$$

The discharge current is:

$$
\mathrm{I}\left(\mathrm{C}_{\mathrm{Tdischg}}\right)=2 \mathrm{I}_{2}-\mathrm{I}_{1}, \text { where } \mathrm{I}_{2}=\frac{\mathrm{V}_{\mathrm{REF}}-2 \mathrm{~V}_{\mathrm{BE}}}{\mathrm{R}_{\mathrm{T} 2}}
$$

In these equations Vref (reference voltage) is typically 6.45 V , and $\mathrm{V}_{\mathrm{BE}}$ (base-emitter voltage of internal transistors) is about 0.7 V .
The deadband time is:

$$
\begin{aligned}
\mathrm{t}_{\mathrm{DB}} & =\frac{\mathrm{C}_{\mathrm{T}} \times \mathrm{R}_{\mathrm{T} 1} \times 2 \mathrm{~V}}{\mathrm{~V}_{\mathrm{REF}}-2 \mathrm{~V}_{\mathrm{BE}}}+0.25 \mu \mathrm{~s} \\
& \approx 0.4 \times \mathrm{C}_{\mathrm{T}} \times \mathrm{R}_{\mathrm{T} 1}+0.25 \mu \mathrm{~s}
\end{aligned}
$$

The ON-duty time is:

$$
\mathrm{t}_{\mathrm{ON}}=\mathrm{t}_{\mathrm{DB}} \times \frac{\mathrm{R}_{\mathrm{T} 2}}{2 \mathrm{R}_{\mathrm{T} 1}-\mathrm{R}_{\mathrm{T} 2}}
$$

The $0.25 \mu \mathrm{~s}$ in these equations is a correction term for internal circuit delays.
The maximum ON-duty is

$$
\text { Du max }=\frac{\mathrm{R}_{\mathrm{T} 2}}{2 \mathrm{R}_{\mathrm{T} 1}}
$$

The oscillating frequency is:

$$
\begin{aligned}
\mathrm{f}_{\mathrm{OSC}} & =\frac{1}{\frac{0.4 \mathrm{C}_{\mathrm{T}} \mathrm{R}_{\mathrm{T} 1}+0.25 \mu}{1-\frac{\mathrm{R}_{\mathrm{T} 2}}{2 \mathrm{R}_{\mathrm{T} 1}}+0.25 \mu}} \\
& =\frac{1}{\frac{0.8 \mathrm{C}_{\mathrm{T}} \mathrm{R}_{\mathrm{T} 1}{ }^{2}+0.25 \mu \times 2 \mathrm{R}_{\mathrm{T} 1}}{2 \mathrm{R}_{\mathrm{T} 1}-\mathrm{R}_{\mathrm{T} 2}}+0.25 \mu}(\mathrm{~Hz})
\end{aligned}
$$

When $\mathrm{R}_{\mathrm{T} 1}=\mathrm{R}_{\mathrm{T} 2}$, the maximum ON-duty is $50 \%$, and:

$$
\begin{aligned}
\mathrm{f}_{\mathrm{OSC}} & \approx \frac{1}{0.8 \mathrm{C}_{\mathrm{T}} \mathrm{R}_{\mathrm{T} 1}+0.25 \mu \times 2+0.25 \mu} \\
& =\frac{1}{0.8 \mathrm{C}_{\mathrm{T}} \mathrm{R}_{\mathrm{T} 1}+0.75 \mu}(\mathrm{~Hz})
\end{aligned}
$$

This approximation is fairly close, but it should be checked in-circuit.

## 3. Programming of Maximum ON-Duty (Du Max)

The preceding equations should be used to program the deadband or maximum ON-duty. The following table gives a summary.

| Condition |  | $\mathbf{R}_{\mathbf{T} 1}>\mathbf{R}_{\mathbf{T} 2}$ |  |
| :--- | :--- | :--- | :--- |
| Triangle <br> waveform | Less than $50 \%$ | $\mathbf{R}_{\mathbf{T} 1}=\mathbf{R}_{\mathbf{T} 2}$ | $\mathbf{R}_{\mathbf{T} 1}<\mathbf{R}_{\mathbf{T} 2}$ |
| Du max | Greater than 50\%* |  |  |

Note: In a primary-control switching regulator, Du Max $>50 \%$ is dangerous because the transformer will saturate.

## Soft Start and Quick Shutdown

One purpose of the soft-start function is to protect the switching controller and power MOS FET from surges at powerup. Another purpose is to let the secondary-side DC voltage rise smoothly.

When power goes off, the quick-shutdown function rapidly discharges the capacitor in the soft-start circuit (and at the same time switches the PWM output off) to prepare for the next power-on.
The soft-start function in these ICs lets the PWM output develop smoothly from zero to the designated pulse width at power-up. The soft-start voltage is the 3.8 V voltage value of an internal Zener diode, so the PWM output is able to start widening gradually as soon as the soft-start function starts operating. The soft-start function will start promptly even if $\mathrm{C}_{\text {ST }}$ is large.
The soft-start and quick-shutdown modes are selected automatically in the IC, under control of the UVL signal.

- Timing waveforms


Note: The soft-start time constant is determined by $\mathrm{C}_{\text {ST }}$ and the constant-current value (typically $10 \mu \mathrm{~A}$ ).

## Vref Protection Functions: Overvoltage and Undervoltage

Vref overvoltage and undervoltage conditions are detected by the overvoltage detection circuit and UVL2 circuit. PWM output shuts down when Vref $\geq 8 \mathrm{~V}$. UVL2 detects undervoltage with hysteresis between approximately 4 V and 5 V . PWM output also shuts down below these voltages. It follows that PWM output will shut off whenever the Vref pin is shorted to the power supply $\left(\mathrm{V}_{\mathrm{IN}}\right)$ or ground (GND). PWM output also shuts off when $\mathrm{V}_{\mathrm{IN}}$ is turned on or off.

The following diagram shows how these protection functions operate when power comes on and goes off (Vref < 6.45 V), and when a high external voltage is applied to the Vref pin (Vref $>6.45$ V).


1. Current-Limiter Circuit

The current limiter pin (CL) is connected to the emitter of an npn transistor, as shown in the block diagram. The threshold voltage is 240 mV typ. The switching speed of this circuit is approximately 100 ns from detection of overcurrent to shut-down of PWM output. Switching speed increases with the strength of the signal input to the CL pin.
Instead of simple pulse-by-pulse current limiting, in these ICs the current limiting circuit is linked to the timer-andlatch or ON/OFF timer circuit, and also detects the degree of overcurrent. The overcurrent value is determined from the point at which current limiting is triggered in the ON-duty cycle. With a large overcurrent (causing current limiting to operate even at a small ON-duty), the IC automatically shortens the timer time.

## Undervoltage Lockout and PWM Output

The undervoltage lockout function turns off the PWM pulse output when the controller's supply voltage goes below a designated value. These ICs have two undervoltage lockout circuits. The UVL1 circuit senses the supply voltage $\mathrm{V}_{\text {IN }}$. The UVL2 circuit senses the Vref voltage. A feature of these ICs is that PWM output is turned on only when both voltages are above designated values. Otherwise, the IC operates in standby mode.

The two built-in undervoltage lockout circuits make it possible to configure an extremely safe power supply system. PWM output will shut down under a variety of abnormal conditions, such as if Vref is shorted to ground while $\mathrm{V}_{\text {IN }}$ is applied.


- UVL2 (Vref and PWM output)



PWM output shut-down region

- UVL1 and UVL2

| $\mathrm{V}_{\text {IN }}$ (UVL1) | L | H | H | L |
| :--- | :---: | :---: | :---: | :---: |
| Vref (UVL2) | L | L | H | H |
| PWM OUT | L | L | OUT | L |
| Standby mode | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ |

Note: Double circles indicate standby mode.

## Timer Latch and ON/OFF Timer

The HA16107 has a built-in timer-latch function. The HA16108 has a built-in ON/OFF timer function.
The timer-latch function is an overvoltage protection function that combines latched shutdown of PWM output with a timer function to vary the time until latched shutdown occurs according to the overcurrent value. A dedicated voltage detection pin is provided in addition to Vref overvoltage protection.

The ON/OFF timer function is equivalent to the above timer-latch function without the latch. If overcurrent is detected continuously, PWM output shuts down temporarily, then normal operation resumes. This process repeats, temporary shutdown alternating with normal operation.

Both the timer-latch function in the HA16107 and the ON/OFF function in the HA16108 wait for an interval after overcurrent detection before shutting down PWM output. The interval is determined by capacitor $\mathrm{C}_{\mathrm{TM}}$ and the value of the charge/discharge current supplied internally from the IC. Normal operation therefore continues if a single overcurrent spike is detected, while if continuous overcurrent is detected, the current and voltage droop curves for the secondary-side output have sharp characteristics.

1. Use of Timer-Latch Pin (HA16107)

- Timer-Latch Usage

See external circuit 1 in the following diagram. Under continuous overcurrent, the CML switch turns on, charging $\mathrm{C}_{\mathrm{TM}}$ with $12 \mu \mathrm{~A}$. PWM output shuts down when the voltage at pin 15 exceeds 7 V .

- Overvoltage Protection Usage

See external circuit 2 in the diagram. This configuration is suitable when overvoltage is detected by an OVP signal received through an optocoupler from the DC output on the secondary side of an AC/DC converter. PWM output shuts down when the OVP signal allows the voltage at the TL pin to exceed 7 V . The shutdown is latched. $\mathrm{V}_{\text {IN }}$ must go below approximately $6.5 \mathrm{~V}\left(\mathrm{~V}_{\text {INR } 2}\right)$ to release the latched state.


Notes: 1. Path $A$ is followed if the OCL input stops before $V_{T H}$ is reached.
2. Path $B$ is followed if OCL is detected continuously until the latch point is reached.
3. The latch function is cleared when $\mathrm{V}_{\mathrm{IN}}$ goes below approximately 7.0 V .
2. Use of ON/OFF Timer Pin (HA16108)

- External Circuit

- ON/OFF Timer Operation


Pulse-by-pulse current limiting
$\mathrm{t}_{\mathrm{ON}} \approx \frac{\mathrm{C} \times 5.8 \mathrm{~V}}{(0.9-\mathrm{Du}) \times 16 \mu \mathrm{~A}-4 \mu \mathrm{~A}}$
$\mathrm{t}_{\mathrm{OFF}} \approx \frac{\mathrm{C} \times 5.8 \mathrm{~V}}{4 \mu \mathrm{~A}}$
Notes: 1. C is the capacitance of an external timing capacitor connected between this pin and ground.
2. Du is the ON-duty of the PWM output when overcurrent limiting is triggered.
3. The values of $\mathrm{t}_{\mathrm{ON}}$ and $\mathrm{t}_{\mathrm{OFF}}$ for TL can be determined by the same equations as given for the ON/OFF timer, except that $5.8 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{THH}}-\mathrm{V}_{\mathrm{THL}}\right)$ becomes $\mathrm{V}_{\mathrm{THH}}=7 \mathrm{~V}$.
4. If the timer goes off during soft start or in the undervoltage lockout region, after recovery, output will come on after the soft-start time or after the rise time to the undervoltage lockout release point, which is determined by the time constant.

## Absolute Maximum Ratings

| Item | Symbol | Rating Value | Units | Notes |
| :--- | :--- | :--- | :--- | :--- |
| Supply voltage | $\mathrm{V}_{\mathrm{IN}}$ | 30 | V |  |
| Output current (DC) | $\mathrm{I}_{\mathrm{O}}$ | $\pm 0.2$ | A |  |
| Output current (peak) | lopeak | $\pm 2$ | A |  |
| Current limiter voltage | $\mathrm{V}_{\mathrm{CL}}$ | $+4,-1$ | V |  |
| Error amp input voltage | $\mathrm{V}_{\text {IEA }}$ | Vref | V |  |
| $\mathrm{E} / \mathrm{O}$ output voltage | $\mathrm{V}_{\mathrm{IE} / \mathrm{O}}$ | Vref | V |  |
| $\mathrm{R}_{\mathrm{T} 1}$ pin current | $\mathrm{I}_{\mathrm{RT} 1}$ | 500 | $\mu \mathrm{~A}$ |  |
| $\mathrm{R}_{\mathrm{T} 2}$ pin current | $\mathrm{I}_{\mathrm{RT} 2}$ | 5 | mA |  |
| Power dissipation | $\mathrm{P}_{\mathrm{T}}$ | 680 | mW | 1,2 |
| Operating temperature range | Topr | -20 to +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature range | Tstg | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: 1. For the "FP" products (SOP package), this value is when mounted on a 40 by 40 by 1.6 mm glass epoxy substrate. However, this value must be derated by $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $\mathrm{Ta}=45^{\circ} \mathrm{C}$. When the wiring density is $10 \%$, and $11.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $\mathrm{Ta}=64^{\circ} \mathrm{C}$ when the wiring density is $30 \%$.
2. For the " $P$ " products (DIP package), this value is valid up to $45^{\circ} \mathrm{C}$, and must be derated by $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $45^{\circ} \mathrm{C}$.
3. In the case of SOP, use center 4 pins, (4), (5), (12), (13) for solder-mounting and connect the wide ground pattern, because these pins are available for heat sink of this IC.


Electrical Characteristics
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=18 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=100 \mathrm{kHz}\right)$

| Section | Item | Symbol | Min | Typ | Max | Unit | Test Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference voltage | Output voltage | Vref | 6.10 | 6.45 | 6.80 | V |  |  |
|  | Line regulation | Line | - | 30 | 60 | mV | $12 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 30 \mathrm{~V}$ |  |
|  | Load regulation | Load | - | 30 | 60 | mV | $0 \mathrm{~mA} \leq \mathrm{l}$ $\leq 10 \mathrm{~mA}$ |  |
|  | Temperature stability | $\Delta$ Vref/ $\Delta \mathrm{Ta}$ | - | 40 | - | $\begin{gathered} \mathrm{ppm} / \\ { }^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  | Short circuit current | Ios | 30 | 50 | - | mA | Vref $=0 \mathrm{~V}$ |  |
|  | Over voltage protection (Vref OVP voltage) | Vrovp | 7.4 | 8.0 | 9.0 | V |  |  |
| Triangle wave generator | Maximum frequency | fmax | 600 | - | - | kHz |  |  |
|  | Minimum frequency | fmin | - | - | 1 | kHz |  |  |
|  | Voltage stability | $\Delta \mathrm{f} / \mathrm{fo}_{1}$ | - | $\pm 1$ | $\pm 3$ | \% | $\begin{aligned} & 12 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 30 \mathrm{~V} \\ & \mathrm{fo}_{1}=(\mathrm{fmax}+\mathrm{fmin}) / 2 \end{aligned}$ |  |
|  | Temperature stability | $\Delta \mathrm{f} / \mathrm{fo}_{2}$ | - | $\pm 1$ | - | \% | $\begin{aligned} & -20^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq+85^{\circ} \mathrm{C} \\ & \mathrm{fo}_{2}=(\mathrm{fmax}+\mathrm{fmin}) / 2 \end{aligned}$ |  |
|  | Frequency accuracy | fosc | 270 | 300 | 330 | kHz | $\begin{aligned} & \mathrm{R}_{\mathrm{T} 1}=\mathrm{R}_{\mathrm{T} 2}=27 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{T}}=120 \mathrm{pF} \end{aligned}$ |  |
| PWM comparator | Minimum deadband pulse width | $\mathrm{t}_{\mathrm{DB}}$ | - | - | 1.0 | $\mu \mathrm{s}$ |  |  |
|  | Low level threshold voltage | $\mathrm{V}_{\mathrm{TL}}$ | 1.9 | 2.2 | 2.5 | V |  |  |
|  | High level threshold | $\mathrm{V}_{\text {TH }}$ | 3.8 | 4.2 | 4.6 | V |  |  |
|  | Differential threshold | $\Delta \mathrm{V}_{\text {TH }}$ | 1.7 | 2.0 | 2.3 | V |  |  |
|  | Deadband width initial accuracy | $\Delta \mathrm{DB} 1$ | - | $\pm 1$ | $\pm 3$ | \% | $\begin{aligned} & \mathrm{R}_{\mathrm{T} 1}=\mathrm{R}_{\mathrm{T} 2}=27 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{T}}=470 \mathrm{pF} \end{aligned}$ |  |
|  | Deadband width voltage stability | $\Delta \mathrm{DB} 2$ | - | $\pm 0.2$ | $\pm 2.0$ | \% | $\begin{aligned} & 12 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 30 \mathrm{~V} \\ & (\mathrm{Dmax}-\mathrm{Dmin}) / 2 \end{aligned}$ |  |
|  | Deadband width temperature stability | -DB3 | - | $\pm 1$ | - | \% | $\begin{aligned} & -20^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq+85^{\circ} \mathrm{C} \\ & (\mathrm{Dmax}-\text { Dmin) } / 2 \end{aligned}$ |  |
| Error amp | Input offset voltage | $\mathrm{V}_{10}$ | - | 2 | 10 | mV |  |  |
|  | Input bias current | $\mathrm{I}_{\mathrm{B}}$ | - | 0.8 | 2.0 | $\mu \mathrm{A}$ |  |  |
|  | Input sink current | Iosink | 80 | 140 | - | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}$ |  |
|  | Output source current | losource | 80 | 140 | - | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{O}}=5 \mathrm{~V}$ |  |
|  | High level output voltage | $\mathrm{V}_{\text {OH }}$ | $\begin{gathered} \hline \text { Vref - } \\ 1.5 \end{gathered}$ | - | - | V | l O $=10 \mu \mathrm{~A}$ |  |
|  | Low level output voltage | VoL | - | - | 0.5 | V | $\mathrm{lo}=10 \mu \mathrm{~A}$ |  |
|  | Voltage gain | Gv | - | 55 | - | dB | $\mathrm{f}=10 \mathrm{kHz}$ |  |
|  | Band width | BW | - | 15 | - | MHz |  |  |
|  | (-) Common mode voltage | $\mathrm{V}_{\text {CM }}{ }^{-}$ | 1.2 | - | - | V |  |  |
|  | (+) Common mode voltage | $\mathrm{V}_{\text {CM }}{ }^{+}$ | - | - | $\begin{gathered} \hline \text { Vref - } \\ 1.5 \\ \hline \end{gathered}$ | V |  |  |
| Overcurrent detector | (+) Threshold voltage | $\mathrm{V}_{\text {TH }+}$ | 0.216 | 0.240 | 0.264 | V |  |  |
|  | (+) Bias current | $\mathrm{I}_{\mathrm{B}}+$ | - | 180 | 250 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CL}+}=0 \mathrm{~V}$ |  |
|  | (-) Threshold voltage | $\mathrm{V}_{\text {TH }}$ | -0.264 | -0.240 | -0.216 | V |  | 1,2 |
|  | (-) Bias current | $\mathrm{I}_{\mathrm{B}}-$ | - | 950 | 1350 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CL}}=-0.3 \mathrm{~V}$ | 1,2 |
|  | Response time | $\mathrm{t}_{\text {off }}$ | - | 100 | - | ns | $\begin{aligned} & \text { CL; open } \\ & \mathrm{V}_{\mathrm{CL}}=+0.35 \mathrm{~V} \end{aligned}$ |  |

Notes: 1. Only applies to the HA16107P, HA16108P
2. The terminal should not be applied under -1.0 V .

## Electrical Characteristics (cont.)



Notes: 1. Only applies to the HA16108P/FP.
2. Timer latch: HA16107P/FP.

ON/OFF timer: HA16108P/FP.

## Note on Standby Current

In the test circuit shown in figure 1, the operating current at the start of PWM pulse output is the standby current.
If the resistance connected externally to the Vref pin (including $\mathrm{R}_{\mathrm{T} 2}$ ) is smaller than that of the test circuit, the apparent standby current will increase.


Figure 1 Standby Current Test Circuit

## Application Note

- Case:

When DC power is applied directly as the power supply of the HA16107/HA16108, without using the transformer backup coil.

- Phenomenon:

The IC may not be activated in the case of a circuit in which $\mathrm{V}_{\text {IN }}$ rises quickly ( $10 \mathrm{~V} / 100 \mu$ s or faster), such as that shown in figure 2.

- Reason:

Because of the IC circuit configuration, the timer latch block operates first.

- Remedy (counter measure):

Take remedial action such as configuring a time constant circuit as shown in figure 3, to keep the $\mathrm{V}_{\text {IN }}$ rise speed below $10 \mathrm{~V} / 100 \mu \mathrm{~s}$.

If the IC power supply consists of an activation resistance and backup coil, as in an $\mathrm{AC} / \mathrm{DC}$ converter, The $\mathrm{V}_{\text {IN }}$ rise speed is usually around $1 \mathrm{~V} / 100 \mu \mathrm{~s}$, and there is no risk of this phenomenon occurring.


Figure 2 Example of Circuit with Fast $V_{\mathrm{IN}}$ Rise Time


Figure 3 Sample Remedial Circuit

## Characteristic Curves














$\rightarrow 200 \mathrm{~ns} / \mathrm{div}$


* Current probe: Tektronix AM503

$\rightarrow 200 \mathrm{~ns} / \mathrm{div}$


When overcurrent is input at the point where the duty cycle is $30 \%$.


$\mathrm{Du}=\frac{\mathrm{t} 1}{\mathrm{t} 2} \times 100(\%)$
Enlargement of section (A)


Enlargement of section (B)
$\mathrm{V}_{\mathrm{TL}}$

(a) to (b) : PWM pulse output is High
(b) : The point where overcurrent is detected
(b) to (c): PWM pulse output is Low.

Operating waveform at the ON/OFF pin


When overcurrent is input at the point where the duty cycle is $30 \%$.



Triangl
wave
wave
$C L(+)$ when
input at a duty of 0\%
$\mathrm{CL}(+)$ when
input at a duty of $30 \%$

$$
\mathrm{Du}=\frac{\mathrm{t} 1}{\mathrm{t} 2} \times 100(\%)
$$



(a) to (b): PWM pulse output is High.
(b) : The point where overcurrent is detected.
(b) to (c): PWM pulse output is Low.

Error Amplifier Characteristic


Examples of Drooping Characteristics of Power Supplies Using these Ics



## Operating Circuit Example



- Forward Transformer Application Example

- When OVP signal is inserted at $\mathrm{CL}(+)$ pin


When the OVP detection Zener diode turns on, latch shutdown of the output is performed after the elapse of the time determined by the capacitance connected the TL pin.

## Application

## 1. Use of Error Amplifier for Flyback Transformer Primary-Side Control

In this example, the fact that the transformers winding ratio and voltage ratio in Figure 4 are mutually proportional is made use of in a flyback transformer type AC-DC converter. As fluctuation of output voltage $\mathrm{V}_{2}$ also appears in IC power supply voltage $V_{3}$, this is divided by a resistance and amplified by an error amplifier. An advantage of this method is that a photocoupler need not be used, making it possible to configure a power supply with a small number of parts (this example cannot be applied to a forward transformer).


Figure 4 Error Amplifier Peripheral Circuitry Diagram

## <Determining External Constants around Error Amplifier>

1. Detrrmmining DC Characteristics

In Figure 4, the relational expression in the box is satisfied, and therefore parameters are determined based on this. The absolute value of the number of transformer windings is determined based on the equation $N_{1}: N_{2}: N_{3}=V_{1}: V_{2}: V_{3}$, taking primary inductance into consideration.
Next, IC operating voltage $\mathrm{V}_{3}$ is made around 11 V to 18 V , taking the UVL voltage into consideration. If $\mathrm{V}_{3}$ is too large, the power consumption of the IC will increase, causing heat emission problems. If $\mathrm{V}_{3}$ is too small, on the other hand, there will be problems with defective power supply start-up.
2. Determining Error Amplifier Gain vs. Frequency Characteristic

Taking the configuration in Figure 4, the error amplifier gain characteristic with respect to fluctuation of output voltage $V_{2}$ is as shown in Figure 5.


Figure 5 Error Amplifier Characteristic

In Figure 5, the parameters are given by the following equations.
Gain

$$
\begin{aligned}
& \mathrm{G}_{1}=\mathrm{V}_{3} / \mathrm{V}_{2} \times \mathrm{R}_{3} / \mathrm{R}_{1} \\
& \mathrm{G}_{2}=\mathrm{V}_{3} / \mathrm{V}_{2} \times \mathrm{R}_{4} / \mathrm{R}_{1}
\end{aligned}
$$

Corner frequencies

$$
\begin{aligned}
f_{1}= & 1 /\left(2 \pi C_{1} R_{3}\right) \\
f_{2}= & 1 /\left(2 \pi C_{1} R_{4}\right) \\
& \text { Where } R 3 \gg 4 \text { ( } 10: 1 \text { or above })
\end{aligned}
$$

$\mathrm{G}_{1}$ is made around 30 to 50 dB , taking both regulation and stability into consideration.
$f_{1}$ is made a lower value than commercial frequency ripple $f_{A C}$, thus preventing hunting (a system instability phenomenon).
Next, $G_{2}$ is set to 0 dB or less as a guideline, so that there is no gain in IC operating frequency $f_{\text {OSC }}$ (several tens to several hundreds of kHz ). $\mathrm{f}_{2}$ should be set to a value that is substantially smaller than $\mathrm{f}_{\mathrm{OSC}}$, and that is appropriate for the power supply response speed (several kHz ). In the case of a bridge type rectification circuit, the commercial frequency ripple is twice the input frequency (with a 50 Hz commercial frequency, $\mathrm{f}_{\mathrm{AC}}=100 \mathrm{~Hz}$ ).

## 2. External Constant Design for Current Detection Section (HA16107, HA16108, HA16666)

In the above IC models, which incorporate a current detection function, a low-pass filter such as shown in Figure 6 must be inserted between switch element current detection resistance $\mathrm{R}_{\mathrm{CS}}$ and the current detection pin of the IC.


Figure 6 Current Detection Circuit

The reason for this is that, when the switch element is on in each cycle, there is an impulse current associated with charging of transformer floating capacitance $\mathrm{C}_{\mathrm{X}}$, and IC current detection malfunctions (see Figure 7).


Figure 7 Current Detection Waveform

## <Setting Numeric Values>

If the switch element current to be detected is designated $\mathrm{I}_{\mathrm{D}}$, and the current detection resistance $\mathrm{R}_{\mathrm{CS}}$, then the following equation is satisfied using the parameters in Figure 6.

$$
I_{D} \times R_{C S}=\left(\left(R_{A}+R_{B}\right) / R_{B}\right) V_{T H}
$$

$\mathrm{V}_{\mathrm{TH}}$ is the detection level voltage of the IC ( 240 mV in the case of the HA16107, for example). $\mathrm{R}_{\mathrm{A}}$ and $\mathrm{R}_{\mathrm{B}}$ are set to values on the order of several hundred $\Omega$ to several $\mathrm{k} \Omega$, so that $\mathrm{R}_{\mathrm{CS}}$ is not affected.
Next, the filter cutoff frequency is set according to the following equation.

$$
f_{C}=1 /\left(2 \pi C_{A}\left(R_{A} / R_{B}\right)\right)
$$

$f_{C}$ can be found with the following guideline, using IC operating frequency $f_{\text {OSC }}$, power supply rating on-duty $D$, and power MOS element turn-on time $\mathrm{t}_{\mathrm{ON}}$.

$$
\text { fosc } / \mathrm{D} \leq \mathrm{f}_{\mathrm{C}} \leq 1 /\left(100 \times \mathrm{t}_{\mathrm{ON}}\right)
$$

Value 100 in the above equation provides a margin for noise, ringing, and so forth.

## <Actual Example>

In an SW power supply using an HA16107, with a 100 kHz operating frequency and a D value of $30 \%$, the relevant values were as follows: $\mathrm{V}_{\mathrm{B}}=140 \mathrm{~V}, \mathrm{C}_{\mathrm{X}}=80 \mathrm{pF}, \mathrm{t}_{\mathrm{ON}}=10 \mathrm{~ns}$. Thus, when $\mathrm{R}_{\mathrm{CS}}=1 \Omega$, the $\mathrm{V}_{11}$ level peak value reaches the following figure.

$$
\begin{aligned}
\mathrm{V}_{11}(\text { peak }) & =\mathrm{R}_{\mathrm{CS}} \times \mathrm{I}_{\mathrm{D}} \text { peak } \\
& =\mathrm{R}_{\mathrm{CS}} \times\left(\mathrm{V}_{\mathrm{B}} \times \mathrm{C}_{\mathrm{X}}\right) / \mathrm{t}_{\mathrm{ON}} \\
& =1 \Omega \times(140 \mathrm{~V} \times 80 \mathrm{pF}) / 10 \mathrm{~ns} \\
& =1.12(\mathrm{~V})
\end{aligned}
$$

A filter with the following constants was then inserted.

$$
\mathrm{R}_{\mathrm{A}}=\mathrm{R}_{\mathrm{B}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{A}}=1000 \mathrm{pF}
$$

At this time, the detectable drain current is 0.48 (A), and the filter cutoff frequency is $318(\mathrm{kHz})$. Note that increasing a filter time constant is effective against noise, but if the value is too large, error will arise in the switch element current detection level.

## 3. IC Heat Emission Problem and Countermeasures (HA16107 Series, HA16114 Series)

While the above ICs can directly drive a power MOS FET gate, if the method of use is not thoroughly investigated, there will be a tendency for the gate drive power to increase and a problem of heat emission by the IC may occur. This section should therefore be noted and appropriate measures taken to prevent this kind of problem.

1. Power MOS FET Drive Characteristics

When power MOS FET drive is performed, in order to lower the on-resistance sufficiently, overdrive is normally performed with a voltage considerably higher than 5 V , for example, such as the 15 V power supply voltage of the IC.
At this time, the power that should be supplied from the IC to the power MOS FET is determined by gate load Qg in Figure 9.
2. IC Heat-Emission Power Calculation (Figure 9)

The power that contributes to IC heat emission is calculated by means of the following equation.

$$
P d=V_{\mathbb{I N}} I_{Q}+2 Q g V_{\mathbb{I N}} f
$$

Where $\quad \mathrm{V}_{\text {IN }}$ : Power supply voltage of IC
$\mathrm{I}_{\mathrm{Q}} \quad$ : Operating current of IC (unloaded)
Qg : Above-mentioned gate load
f : Operating frequency of IC
The coefficient, 2, indicates that gate discharging also contributes to heat emission.

## 4. Power MOS FET Gate Resistance Design (HA16107 Series, HA16114 Series)

There are the following three purposes in connecting a gate resistance, and the circuit is generally of the kind shown in Figure 8.
(1) To suppress peak current due to gate charging
(2) To protect IC output pins
(3) To provide drive appropriate to power MOS FET input characteristics


Figure 8 Gate Drive Circuit

This gate resistance $R_{G}$ is given by the following equation.

$$
R_{G}=\left(V_{G} / I_{G}\right)-\left(V_{G} \times t_{\mathrm{ON}}\right) / Q g, \quad R_{G}=R_{G 1}+R_{G 2}
$$

$\mathrm{I}_{\mathrm{G}} \quad$ : Gate input peak current
$\mathrm{V}_{\mathrm{G}}$ : Gate drive voltage wave high value (equal to power supply voltage of IC)
$\mathrm{t}_{\mathrm{ON}}$ : Power MOS FET turn-on time
$\mathrm{t}_{\text {OFF }}$ : Power MOS FET turn-off time
Qg : Gate charge according to Figure 9

Qg (nc)
Figure 9 Power MOS FET Dynamic Input Characteristics
Refer to the power MOS FET catalog for information on $\mathrm{t}_{\mathrm{ON}}$ and Qg .
By dividing $\mathrm{R}_{\mathrm{G}}$ into $\mathrm{R}_{\mathrm{G} 1}$ and $\mathrm{R}_{\mathrm{G} 2}$, it is possible for speed to be slowed when the power MOS FET is on, and increased when off.
Power MOS FET on and off times when mounted, $\mathrm{t}_{\text {ON }}$ ' and $\mathrm{t}_{\text {OFF }}$, are as follows.

$$
\begin{aligned}
& \mathrm{t}_{\mathrm{ON}}^{\prime}=\mathrm{t}_{\mathrm{ON}}+\mathrm{Qg}\left(\mathrm{R}_{\mathrm{G} 1}+\mathrm{R}_{\mathrm{G} 2}\right) / \mathrm{V}_{\mathrm{G}} \\
& \mathrm{t}_{\mathrm{OFF}}=\mathrm{t}_{\mathrm{OFF}}+\mathrm{Qg} \cdot \mathrm{R}_{\mathrm{G} 2} / \mathrm{V}_{\mathrm{G}}
\end{aligned}
$$

## <Actual Example>

When driving a power MOS FET and 2SK1567 with an HA16107, etc.
$\left(\mathrm{R}_{\mathrm{G} 1}=100 \Omega, \mathrm{R}_{\mathrm{G} 2}=20 \Omega, \mathrm{~V}_{\mathrm{G}}=15 \mathrm{~V}\right)$

$$
\begin{aligned}
& \mathrm{t}_{\mathrm{ON}}{ }^{\prime}=70 \mathrm{~ns}+36 \mathrm{nc} \cdot(100 \Omega+20 \Omega) /(15 \mathrm{~V})=360(\mathrm{~ns}) \\
& \mathrm{t}_{\mathrm{OFF}},=135 \mathrm{~ns}+36 \mathrm{nc} \cdot(20 \Omega) /(15 \mathrm{~V})=183(\mathrm{~ns})
\end{aligned}
$$

Generally, the gate resistance values in the case of this circuit configuration are on the order of 100 to $470 \Omega$ for $\mathrm{R}_{\mathrm{G} 1}$ and 10 to $47 \Omega$ for $\mathrm{R}_{\mathrm{G} 2}$.

## Package Dimensions




RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Blidg, 2-6--2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's Renesas Technology Corp. convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
2. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
3. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
4. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials
5. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
6. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
http://www.renesas.com

## RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

## Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
Unit2607 Ruijing Building, No. 205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, \#06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

