

PE42510A


SPDT High Power UltraCMOS™
RF Switch 30 - 2000 MHz

Product Description

The following specification defines an SPDT (single pole double throw) switch for use in cellular and other wireless applications. The PE42510A uses Peregrine's UltraCMOS™ process and it also features HaRP™ technology enhancements to deliver high linearity and exceptional harmonics performance. HaRP™ technology is an innovative feature of the UltraCMOS™ process providing upgraded linearity performance.

The PE42510A is manufactured on Peregrine's UltraCMOS™ process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Functional Diagram



Features

- No blocking capacitors required
- 50 Watt P1dB compression point
- 10 Watts <8:1 VSWR (Normal Operation)
- 29 dB Isolation @800 MHz
- < 0.3 dB Insertion Loss at 800 MHz
- $2f_o$ and $3f_o$ < -84 dBc @ 42.5 dBm
- ESD rugged to 2.0 kV HBM
- 32-lead 5x5 mm QFN package

Figure 2. Package Type

32-lead 5x5 mm QFN




Table 1. Electrical Specifications @ 25 °C, $V_{DD} = 3.3$ V ($Z_S = Z_L = 50 \Omega$) unless otherwise noted

Parameter	Conditions	Min	Typ	Max	Units
RF Insertion Loss	30 MHz \leq 1 GHz 1 GHz < 2 GHz		0.4 0.5	0.6 0.7	dB dB
0.1 dB Input Compression Point	800 MHz, 50% duty cycle		45.4		dBm
Isolation (Supply Biased): RF to RFC	800 MHz	25	29		dB
Unbiased Isolation: RF - RFC, V_{DD} , $V_1=0$ V	27 dBm, 800 MHz	5			dB
RF (Active Port) Return Loss		15	22		dB
2nd Harmonic 3rd Harmonic	800 MHz @ +42.5 dBm		-84	-81	dBc
Switching Time	50% of CTRL to 10/90% of RF		0.04	0.5	ms
Lifetime switch cycles	No RF applied		10^{10}		cycles

Note: The device was matched with 1.6 nH inductance per RF port

Figure 3. Pin Configuration (Top View)




Table 2. Pin Descriptions

Pin No.	Pin Name	Description
1	GND	Ground
2	RF1	RF1 port
3	GND	Ground
4	GND	Ground
5	GND	Ground
6	GND	Ground
7	GND	Ground
8	GND	Ground
9	GND	Ground
10	GND	Ground
11	N/C	No Connect
12	V _{DD}	Nominal 3.3 V supply connection
13	CTRL	Control
14	GND	Ground
15	GND	Ground
16	N/C	Do Not Connect
17	GND	Ground
18	GND	Ground
19	GND	Ground
20	GND	Ground
21	GND	Ground
22	GND	Ground
23	RF2	RF2 port.
24	GND	Ground
25	GND	Ground
26	GND	Ground
27	GND	Ground
28	RFC	Common RF port for switch
29	GND	Ground
30	GND	Ground
31	GND	Ground
32	GND	Ground
paddle	GND	Exposed ground paddle

Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the 5x5 QFN package is MSL3.

Table 3. Operating Ranges

Parameter	Min	Typ	Max	Units
Frequency Range	30		2000	MHz
RF Input Power ¹ (VSWR ≤ 8:1)			40	dBm
RF Input Power ² (VSWR ≤ 8:1)			27	dBm
V _{DD} Power Supply Voltage	3.2	3.3	3.4	V
I _{DD} Power Supply Current		90	170	uA
Control Voltage High	1.4			V
Control Voltage Low			0.4	V
Operating temperature range (Case)	-40		85	°C
T _j Operating junction temperature			140	°C

Notes: 1. Supply biased
2. Supply unbiased

Table 4. Absolute Maximum Ratings

Symbol	Parameter/Conditions	Min	Max	Units
V _{DD}	Power supply voltage	-0.3	4	V
V _I	Voltage on any DC input	-0.3	V _{DD} +0.3	V
T _{ST}	Storage temperature range	-65	150	°C
T _{CASE}	Maximum case temperature		85	°C
T _j	Peak maximum junction temperature (10 seconds max)		200	°C
P _{IN}	RF Input power (VSWR 20:1, 10 seconds)		40	dBm
	RF Input Power (50Ω)		45	dBm
	RF Input Power, unbiased (VSWR 20:1)		27	dBm
P _D	Maximum Power Dissipation due to RF Insertion Loss		2.2	W
V _{ESD}	ESD Voltage (HBM, MIL_STD 883 Method 3015.7)		2000	V

Absolute Maximum Ratings

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS™ device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified.

Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS™ devices are immune to latch-up.

Table 5. Control Logic Truth Table

Path	CTRL
RFC – RF1	H
RFC – RF2	L

Evaluation Kit

The PE42510A Evaluation Kit board was designed to ease customer evaluation of the PE42510A RF switch.

DC power is supplied through J10, with V_{DD} on pin 9, and GND on the entire lower row of even numbered pins. To evaluate a switch path, add or remove jumpers on CTRL/V1 (pin 3) using Table 5 (adding a jumper pulls the CMOS control pin low and removing it allows the on-board pull-up resistor to set the CMOS control pin high). J10 pins 1, 11, and 13 are N/C.

The RF common port (RFC) is connected through a 50 Ohm transmission line via the top SMA connector, J1. RF1 and RF2 paths are also connected through 50 Ohm transmission lines via SMA connectors. A 50 Ohm through transmission line is available via SMA connectors J8 and J9. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated. An open-ended 50 Ohm transmission line is also provided at J7 for calibration if needed.

Figure 4. Evaluation Board Layouts
Peregrine Specification 101/0314




Figure 5. Evaluation Board Schematic
Peregrine Specification 102/0383




Figure 6. RF-RFC Insertion Loss, $V_{DD} = 3.3V$




Figure 9. RFC-RF Isolation, +25 °C




Figure 7. RF-RFC Insertion Loss, +25 °C




Figure 10. RF Return Loss, $V_{DD} = 3.3V$




Figure 8. RFC-RF Isolation, $V_{DD} = 3.3V$





Figure 11. RF Return Loss, +25 °C



Thermal Data

Though the insertion loss for this part is very low, when handling high power RF signals, the part can get quite hot.

Figure 12 shows the estimated power dissipation for a given incident RF power level. Multiple curves are presented to show the effect of poor VSWR conditions. VSWR conditions that present short circuit loads to the part can cause significantly more power dissipation than with proper matching.

Figure 13 shows the estimated maximum junction temperature of the part for similar conditions.

Note that both of these charts assume that the case (GND slug) temperature is held at 85C. Special consideration needs to be made in the design of the PCB to properly dissipate the heat away from the part and maintain the 85C maximum case temperature. It is recommended to use best design practices for high power QFN packages: multi-layer PCBs with thermal vias in a thermal pad soldered to the slug of the package. Special care also needs to be made to alleviate solder voiding under the part.

Table 6. Theta JC

Parameter	Min	Typ	Max	Units
Theta JC (+85°C)		24.0		C/W

Figure 12. Power Dissipation





Figure 13. Maximum Junction Temperature



Note: Case temperature = 85°C

Figure 14. Package Drawing




Figure 15. Tape and Reel Specs




Table 7. Ordering Information

Order Code	Part Marking	Description	Package	Shipping Method
PE42510AMLI	42510	Parts in Tubes or Cut Tape	Green 32-lead 5x5mm QFN	73 units / Tube
PE42510AMLI-Z	42510	Parts on Tape and Reel	Green 32-lead 5x5mm QFN	3000 units / T&R
EK42510-01	42510	Evaluation Kit	Evaluation Kit	1 / Box

Sales Offices

The Americas

Peregrine Semiconductor Corporation

9380 Carroll Park Drive
San Diego, CA 92121
Tel: 858-731-9400
Fax: 858-731-9499

Europe

Peregrine Semiconductor Europe

Bâtiment Maine
13-15 rue des Quatre Vents
F-92380 Garches, France
Tel: +33-1-4741-9173
Fax : +33-1-4741-9173

Space and Defense Products

Americas:

Tel: 858-731-9453

Europe, Asia Pacific:

180 Rue Jean de Guiramand
13852 Aix-En-Provence Cedex 3, France
Tel: +33-4-4239-3361
Fax: +33-4-4239-7227

Peregrine Semiconductor, Asia Pacific (APAC)

Shanghai, 200040, P.R. China
Tel: +86-21-5836-8276
Fax: +86-21-5836-7652

Peregrine Semiconductor, Korea

#B-2607, Kolon Tripolis, 210
Geumgok-dong, Bundang-gu, Seongnam-si
Gyeonggi-do, 463-943 South Korea
Tel: +82-31-728-3939
Fax: +82-31-728-3940

Peregrine Semiconductor K.K., Japan

Teikoku Hotel Tower 10B-6
1-1-1 Uchisaiwai-cho, Chiyoda-ku
Tokyo 100-0011 Japan
Tel: +81-3-3502-5211
Fax: +81-3-3502-5213

For a list of representatives in your area, please refer to our Web site at: www.psemi.com

Data Sheet Identification

Advance Information

The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

Preliminary Specification

The data sheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product.

Product Specification

The data sheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a DCN (Document Change Notice).

The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS, HaRP and MultiSwitch are trademarks of Peregrine Semiconductor Corp.