# LED Light Management IC in 2.5mm x 2.5mm UCSP 

Applications
Cell Phones and Smartphones
PDAs and MP3 Players


#### Abstract

\section*{General Description}

The MAX8830 light management IC integrates a 280 mA PWM DC-DC step-up converter, a 200 mA white LED camera flash current sink, and four programmable LED current sinks. The internal 1 MHz step-up converter features an internal switching MOSFET and synchronous rectifier to improve efficiency and minimize external component count. The camera flash output current and maximum timer is programmable through $I^{2} C$. Each LED current is individually regulated to a programmable level (from off to 10 mA in 32 steps) and is completely independent of each other. An I2C interface controls individual on/off of all outputs, step-up output voltage setting, movie/flash current, flash timer duration settings, and individual LED current sink settings. The MAX8830 is available in a 16-bump UCSP™ package ( $2.5 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ ).


$\qquad$


- Step-Up DC-DC Converter

280mA Guaranteed Output Current Over 90\% Efficiency
On-Chip FET and Synchronous Rectifier
Fixed 1MHz PWM Switching
Small $2.2 \mu \mathrm{H}$ to $10 \mu \mathrm{H}$ Inductor
${ }^{12} \mathrm{C}$-Programmable Vout ( 3.8 V to 5.2 V and Off in 16 Steps)

- Flash LED Current Sink
$1^{2} \mathrm{C}$-Programmable Flash Output Current (Off to 200mA in 16 Steps)
$1^{2} \mathrm{C}$-Programmable Flash Maximum Timer ( 0.5 s , $1.0 \mathrm{~s}, 1.5 \mathrm{~s}$, or 2.0 s )
${ }^{12}$ C-Programmable Movie Output Current (Off to 200mA in 16 Steps)
Movie Enabled by $\mathrm{I}^{2} \mathrm{C}$ or Logic Input
Flash Enabled by Logic Input
Low Dropout ( 75 mV typ)
- Four LED Current Sinks Individually ${ }^{12} \mathrm{C}$-Programmable Output Current Off to 10 mA in 32 Steps Low LED Sink Current Dropout Voltage (30mV typ)
- I2C Interface

Write Address (0x94), Read Address (0x95) Individual On/Off and LED Current Settings Simple Register Mapping

- <1 $\mu \mathrm{A}$ Shutdown Current
- Open/Short LED Detection
- Thermal-Shutdown Protection
- 16 -Bump, $2.5 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ UCSP Package

Ordering Information

| PART | TEMP <br> RANGE | PIN-PACKAGE | PKG <br> CODE |
| :---: | :---: | :--- | :---: |
| MAX8830EWE+T | $-40^{\circ} \mathrm{C}$ to <br> $+85^{\circ} \mathrm{C}$ | $16-$ bump $2.5 \mathrm{~mm} \times$ <br> 2.5 mm UCSP | W162A2-1 |

+Denotes a lead-free package.

Pin Configuration appears at the end of data sheet.

UCSP is a trademark of Maxim Integrated Products, Inc.

## LED Light Management IC in 2.5mm x 2.5mm UCSP

## ABSOLUTE MAXIMUM RATINGS

| IN, OUT to GND....................... | V |
| :---: | :---: |
| IN , OUT to GND (maximum of $1 \mu \mathrm{~s}$ ) | +7.0V |
| VDD to GND | -0.3 V to +4.0 V |
| SCL, SDA, MVON, FLEN to GND. | -0.3V to VDD +0.3 V |
| COMP, FLED, LED_ to GND | -0.3V to Vout + 0.3V |
| PGND to GND | -0.3V to +0.3V |
| ntinuous ILX Cur | .. 600 mAR |

Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) 16 -Bump $2.5 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ UCSP (derate $105.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )
.750mW
Operating Temperature Range ............................. $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Junction Temperature
$+150^{\circ} \mathrm{C}$
Storage Temperature Range ............................. $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Bump Temperature (soldering) ...................................... $+235^{\circ} \mathrm{C}$
*This device is constructed using a unique set of packaging techniques that impose a limit on the thermal profile the device can be exposed to during board level solder attach and rework. This limit permits only the use of the solder profiles recommended in the industry-standard specification, JEDEC 020A, paragraph 7.6, Table 3 for IR/VPR and Convection reflow. Preheating is required. Hand or wave soldering is not allowed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{I N}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{GND}}=\mathrm{V}_{\mathrm{PGND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | DESCRIPTION |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IN Operating Voltage |  |  | 2.7 |  | 5.5 | V |
| VDD Operating Range |  |  | 1.7 |  | 3.6 | V |
| VDD Undervoltage Lockout (UVLO) Threshold | VDD falling |  | 1.35 | 1.5 | 1.65 | V |
| VDD UVLO Hysteresis |  |  |  | 50 |  | mV |
| IN UVLO Threshold | VIN rising |  | 2.25 | 2.45 | 2.65 | V |
| IN UVLO Hysteresis |  |  |  | 50 |  | mV |
| VDD Standby Supply Current | $\begin{aligned} & \mathrm{SCL}=\mathrm{SDA}=\mathrm{V}_{\mathrm{DD}}, \\ & { }^{2} \mathrm{C} \text { ready } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 3 | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 4 |  |  |
| IN Standby Supply Current | $\begin{aligned} & \mathrm{SCL}=\mathrm{SDA}=\mathrm{V} D \mathrm{D}, \\ & \mathrm{I}^{2} \mathrm{C} \text { ready } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 5 | 15 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 5 |  |  |
| IN Shutdown Supply Current | All outputs off, $V_{D D}=0$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.1 | 5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 1 |  |  |
| Thermal-Shutdown Hysteresis |  |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal-Shutdown |  |  |  | +160 |  | ${ }^{\circ} \mathrm{C}$ |
| LOGIC AND ${ }^{2} \mathrm{C}$ INTERFACE |  |  |  |  |  |  |
| Logic Input-High Voltage | $\mathrm{V}_{\mathrm{DD}}=1.7 \mathrm{~V}$ to 3.6 V | MVON, FLEN | 1.6 |  |  | V |
|  |  | SCL, SDA | $\begin{aligned} & \hline 0.7 x \\ & V_{D D} \\ & \hline \end{aligned}$ |  |  |  |
| Logic Input-Low Voltage | $\mathrm{V}_{\mathrm{DD}}=1.7 \mathrm{~V}$ to 3.6 V | MVON, FLEN |  |  | 0.4 | V |
|  |  | SCL, SDA |  |  | $\begin{aligned} & \hline 0.3 x \\ & V_{D D} \end{aligned}$ |  |
| Logic Input Current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{IH}}=3.6 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 | 0.01 | +1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 0.1 |  |  |
| SDA Output Low Voltage | ISDA $=3 \mathrm{~mA}$ |  |  | 0.03 | 0.4 | V |
| ${ }^{12} \mathrm{C}$ Clock Frequency |  |  |  |  | 400 | kHz |
| Bus-Free Time Between START and STOP | tBuF |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| Hold Time Repeated START Condition | tHD_STA |  | 0.6 | 0.1 |  | $\mu \mathrm{s}$ |
| SCL Low Period | tLow |  | 1.3 | 0.2 |  | $\mu \mathrm{s}$ |

## LED Light Management IC in 2.5mm x 2.5 mm UCSP

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{I N}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{GND}}=\mathrm{V}_{\mathrm{PGND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are $\mathrm{at}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | DESCRIPTION |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCL High Period | tHIGH |  | 0.6 | 0.2 |  | $\mu \mathrm{s}$ |
| Setup Time Repeated START Condition | tSU_STA |  | 0.6 | 0.1 |  | $\mu \mathrm{s}$ |
| SDA Hold Time | thD_DAT |  | 0 | -0.01 |  | $\mu \mathrm{s}$ |
| SDA Setup Time | tSU_DAT |  | 100 | 50 |  | ns |
| Setup Time for STOP Condition | tSU_STO |  | 0.6 | 0.1 |  | $\mu \mathrm{s}$ |
| STEP-UP DC-DC CONVERTER |  |  |  |  |  |  |
| IN Supply Current | 1 MHz switching, VOUT $=5 \mathrm{~V}$ |  |  | 4 | 7.5 | mA |
| OUT Voltage Range | 100 mV steps |  | 3.8 |  | 5.2 | V |
| OUT Voltage Accuracy | IOUT $=100 \mathrm{~mA}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1.5 | $\pm 0.3$ | +1.5 | \% |
|  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ | -3 |  | +3 |  |
| Line Regulation | $\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ to 4.2 V |  |  | 0.1 |  | \%/V |
| Load Regulation | IOUT $=0$ to 280 mA |  |  | 0.5 |  | \%/A |
| Maximum OUT Current | $\mathrm{V}_{\text {IN }} \geq 3.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5.0 \mathrm{~V}$ |  | 280 | 500 |  | mA |
| nFET Current Limit |  |  |  | 2.2 |  | A |
| LX nFET On-Resistance | LX to PGND, ILX = 100mA |  |  | 0.1 |  | $\Omega$ |
| LX pFET On-Resistance | LX to OUT, ILX $=100 \mathrm{~mA}$ |  |  | 0.15 |  | $\Omega$ |
| LX Leakage | $V_{L X}=5.5 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.1 | 5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ | 1 |  |  |  |
| Operating Frequency | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | 0.75 | 1.00 | 1.25 | MHz |
| Maximum Duty Cycle |  |  | 65 | 75 |  | \% |
| Minimum Duty Cycle |  |  |  | 4 | 8 | \% |
| COMP Transconductance | $\mathrm{V}_{\text {COMP }}=1.5 \mathrm{~V}$ |  |  | 60 |  | $\mu \mathrm{S}$ |
| COMP Discharge Resistance | During shutdown or UVLO, from COMP to GND |  |  | 180 |  | $\Omega$ |
| OUT Discharge Resistance | During shutdown or UVLO, from OUT to IN |  |  | 10 |  | $\mathrm{k} \Omega$ |
| FLED CURRENT SINK DRIVER |  |  |  |  |  |  |
| IN Supply Current | Step-up off, FLED on |  |  | 0.35 | 0.6 | mA |
| Maximum Current Setting | Flash (enabled by FLEN) |  |  | 100 |  | mA |
|  | Movie (enabled by MVON or ${ }^{2} \mathrm{C}$ ) |  | 50 |  |  |  |
| Current Accuracy | 50mA setting, Movie | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -3.0 | $\pm 0.5$ | +3.0 | \% |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | -5 |  | +5 |  |
| Current-Regulator Dropout | 50 mA setting (Note 2) |  | 75 |  |  | mV |
| FLED Leakage in Shutdown | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 0.01 | 5 | $\mu \mathrm{A}$ |
|  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 0.1 |  |  |  |
| Flash Duration Timer Range | In 500ms steps (Note 3) |  | 0.5 |  | 2.0 | s |
| Open-LED Detection Threshold | FLED enabled |  | 100 |  |  | mV |
| Shorted-LED Detection Threshold | FLED enabled |  | $\begin{gathered} \text { Vout - } \\ \text { 1V } \end{gathered}$ |  |  | V |

## LED Light Management IC in 2.5mm x 2.5mm UCSP

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{I N}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{GND}}=\mathrm{V}_{\mathrm{PGND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | DESCRIPTION |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LED1-LED4 CURRENT SINK DRIVER |  |  |  |  |  |  |
| IN Supply Current | Step-up off, all current sinks on |  |  | 0.2 | 0.5 | mA |
| Maximum Current Setting |  |  | 10 |  |  | mA |
| Current Accuracy | $\begin{aligned} & \text { LED1-LED4 }=10 \mathrm{~mA} \\ & \text { setting, } \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{IN}} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -2 | $\pm 0.3$ | +2 | \% |
|  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | -5 |  | +5 |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | -8 |  | +8 |  |
|  | $3 / 32$ setting, $T_{A}=+25^{\circ} \mathrm{C}$ |  | $\pm 7$ |  |  |  |
| Current Regulator Dropout | 10 mA setting (Note 2) |  |  | 30 | 125 | mV |
| Leakage in Shutdown | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 0.01 | 5 | $\mu \mathrm{A}$ |
|  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 0.1 |  |  |  |
| Open-LED Detection Threshold | LED_ enabled |  | 100 |  |  | mV |
| Shorted-LED Detection Threshold | LED_ enabled |  | $\begin{gathered} \text { VOUT - } \\ 1 \mathrm{~V} \end{gathered}$ |  |  | V |

Note 1: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Limits over the operating temperature range are guaranteed by design. Note 2: LED current sink dropout voltage is defined as the voltage at which current drops $10 \%$ from the current level measured at 0.6 V . Note 3: Flash duration is from rising edge of FLEN until lFLED turns off (or returns to the movie current setting if MVON is high).

# LED Light Management IC in 2.5mm x 2.5mm UCSP 

## Typical Operating Characteristics

$\left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V}\right.$, circuit of Figure $1, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## LED Light Management IC in 2.5mm x 2.5mm UCSP

$\left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V}\right.$, circuit of Figure $1, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


# LED Light Management IC in 2.5mm x 2.5mm UCSP 

Pin Description

| $\begin{aligned} & \hline \text { UCSP } \\ & \text { BUMP } \end{aligned}$ | NAME | FUNCTION |
| :---: | :---: | :---: |
| A1 | FLED | Flash LED Current-Sink Regulator. Current flowing into FLED is based on the internal $I^{2} \mathrm{C}$ registers. Connect FLED to the cathode of an external flash LED or LED module. FLED is high impedance during shutdown. If unused, FLED may be shorted to ground or left unconnected. |
| A2 | PGND | Power Ground. Connect PGND to GND and to the input capacitor ground. Connect PGND to the PCB ground plane. |
| A3 | LX | Inductor Connection. Connect LX to the switched side of the inductor. LX is internally connected to the drains of the internal MOSFETs. LX is high impedance in shutdown. |
| A4 | OUT | Regulator Output. Connect OUT to the anodes of the external LEDs. OUT can also be used to supply other circuits, such as audio amplifiers. Bypass OUT to PGND with a 10رF or larger ceramic capacitor. During shutdown, VOUT is one diode drop below the VIN. |
| $\begin{aligned} & \text { C1 } \\ & \text { B1 } \\ & \text { B2 } \\ & \text { D1 } \end{aligned}$ | LED1 <br> LED2 <br> LED3 <br> LED4 | LED Current-Sink Regulators. Current flowing into LED_ is based on the internal ${ }^{2} \mathrm{C}$ registers. Connect LED_ to the cathodes of external LEDs. LED_ is high impedance during shutdown. If unused, LED_ can be shorted to ground or left unconnected. |
| B3 | MVON | Movie On Logic Input. Connect to VDD or drive with logic 1 to enable the movie mode. The FLED movie current is set in the $\mathrm{I}^{2} \mathrm{C}$ registers. Connect to GND or drive with logic 0 to turn off the movie mode. The movie mode is also enabled through the $\mathrm{I}^{2} \mathrm{C}$ interface. |
| B4 | IN | Analog Supply Voltage Input. The input voltage range is 2.7 V to 5.5 V . Bypass IN to GND and PGND with a $10 \mu \mathrm{~F}$ ceramic capacitor as close as possible to the IC. IN is high impedance during shutdown. |
| C2 | FLEN | Flash Enable Logic Input. A transition from logic 0 to logic 1 on FLEN initiates the flash mode. The flash duration and FLED flash current are set in $\mathrm{I}^{2} \mathrm{C}$ registers. The flash mode terminates when either FLEN transitions back to logic 0 or after the flash-duration timer expires. |
| C3 | SCL | $1^{2} \mathrm{C}$ Clock Input. Data is read on the rising edge of SCL. |
| C4 | COMP | Compensation Input. See the COMP Network Selection section for details. |
| D2 | GND | Analog Ground. Connect GND to PGND and to the input capacitor ground. Connect GND to the PCB ground plane. |
| D3 | SDA | I2C Data Input. Data is read on the rising edge of SCL. |
| D4 | $V_{D D}$ | Logic Input Supply Voltage. Connect VDD to the logic supply driving SCL, SDA, MVON, and FLEN. Bypass $V_{D D}$ to $G N D$ with a $0.1 \mu \mathrm{~F}$ ceramic capacitor. Setting $\mathrm{V}_{\mathrm{DD}}=0$ places the part in shutdown. |

## LED Light Management IC in 2.5mm x 2.5 mm UCSP



Figure 1. Block Diagram and Typical Application Circuit

## Detailed Description

The MAX8830 light management IC integrates a 280 mA PWM step-up DC-DC converter, a 200mA white LED camera flash current sink, and four programmable LED current sinks. An ${ }^{2} \mathrm{C}$ interface controls individual on/off of all outputs, step-up output voltage setting, movie/ flash current and flash timer-duration settings, and individual current sink settings. Figure 1 shows the block diagram and typical application circuit.

Step-Up Converter (LX, OUT, COMP, PGND)
The MAX8830 includes a fixed-frequency, PWM step-up converter that supplies power to the LEDs and additional loads, such as audio amplifiers. The output voltage is programmable from 3.8 V to 5.2 V (in 100 mV steps) through the $I^{2} \mathrm{C}$ port. If the output voltage is not programmed, the step-up converter remains off; however, if any of the current regulators are programmed, the boost converter p-channel synchronous rectifier is turned on. The step-up converter switches an internal power MOSFET and synchronous rectifier at a constant 1 MHz frequency with varying duty cycle up to $75 \%$ to maintain constant output voltage as VIN and load vary. Internal circuitry prevents any unwanted subharmonic switching by forcing a minimum $4 \%$ duty cycle.

# LED Light Management IC in 2.5mm x 2.5mm UCSP 

## Flash Current-Sink Regulator (FLED, MVON, FLEN)

A low-dropout linear current regulator from FLED to PGND sinks current from an external flash LED cathode terminal. The FLED current is regulated to $I^{2} \mathrm{C}$-programmable levels for movie mode (up to 200mA) and flash mode (up to 200 mA ). The movie mode provides continuous lighting when enabled through $\mathrm{I}^{2} \mathrm{C}$ (see Table 1). The flash mode is enabled only when FLEN goes high. A flash maximum timer, programmable from 0.5 s to 2.0s through $I^{2} \mathrm{C}$, limits the duration of the flash mode in case FLEN remains high. The flash mode has priority over the movie mode.

> Current-Sink Regulators (LED1-LED4) Four low-dropout linear current regulators from LED_ to GND sink current from external LED cathode terminals. The LED_currents are individually regulated to an $\mathrm{I}^{2} \mathrm{C}$ programmable level from off to 10 mA in 32 steps, independently set for each LED_.

## Undervoltage Lockout

The IC contains undervoltage lockout (UVLO) circuitry that disables the device until $\mathrm{V}_{\mathrm{IN}}$ is greater than 2.45 V (typ). Once VIN rises above 2.45 V (typ), the UVLO circuitry does not disable the IC until VIN falls below the UVLO threshold hysteresis.


#### Abstract

Soft-Start The MAX8830 soft-starts by charging CCOMP with a $100 \mu \mathrm{~A}$ current source. During this time, the internal MOSFET is switching at the minimum duty cycle. Once $V_{\text {COMP }}$ rises above 1 V , the duty cycle increases until the output voltage reaches the desired regulation level. COMP is pulled to GND with a $80 \Omega$ internal resistor during UVLO or shutdown. See the Typical Operating Characteristics for an example of soft-start operation.


## Shutdown and Standby

The MAX8830 is in shutdown when $\mathrm{V}_{\mathrm{DD}}=0$. In shutdown, supply current is reduced to $0.1 \mu \mathrm{~A}$ (typ). The MAX8830 is in standby when the step-up converter and all LED outputs are turned off through ${ }^{2}{ }^{2} \mathrm{C}$ (and by keeping MVON and FLEN at logic 0). During this time, the $1^{2} \mathrm{C}$ port remains in standby (ready) state as long as logic-high voltage is supplied to VDD.

CCOMP is discharged whenever the step-up converter is turned off, allowing the device to reinitiate soft-start when it is enabled. The internal MOSFET and synchronous rectifier are also high impedance when the step-up converter is off; however, OUT is one diode drop below the input. FLED and LED_ are high impedance in shutdown, so the external LEDs are all off, but any external circuitry on OUT (such as an audio amplifier) is not disconnected, and therefore, should include its own shutdown capability.

## Parallel Connection of Current-Sink Regulators

The LED current-sink regulators (FLED and LED_) can be connected in parallel in any combination to allow the use of higher current LEDs or any other desired effects. Unused current regulators may be left unconnected or shorted to ground. The LED regulators must be disabled through $I^{2} \mathrm{C}$ to avoid a fault detection from an open or short.

## Open/Short LED Detection

The MAX8830 includes 10 comparators to detect open or shorted LEDs on the FLED and LED1-LED4 pins. One comparator on each pin detects when the voltage falls below 100 mV , indicating an open LED fault. Another comparator on each pin detects when the voltage rises above VOUT - 1V, indicating a shorted LED fault. The fault-detection comparators are enabled only when the corresponding current sink is enabled (and not set to zero current). Once a fault is detected the two comparators provide a single bit output ( $1=$ fault, $0=$ no fault) corresponding to the appropriate pin. When a read command (address $0 \times 95$ ) is issued to the MAX8830, the status of each pin is latched into the status register (see Table 6) and subsequently written to the $\mathrm{I}^{2} \mathrm{C}$ bus by the MAX8830.

## Thermal Shutdown

Thermal shutdown limits total power dissipation in the MAX8830. When the junction temperature exceeds $+160^{\circ} \mathrm{C}$, the device turns off, allowing the IC to cool. The IC turns on and begins soft-start after the junction temperature cools by $20^{\circ} \mathrm{C}$. This results in a pulsed output during continuous thermal-overload conditions.

## LED Light Management IC in $2.5 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ UCSP

## I2C Serial Interface

The step-up converter OUT voltage, FLED flash current and duration, FLED movie current, and LED_ individual currents are set using the $I^{2} \mathrm{C}$ serial interface. Each current level is individually programmable (including off) with a single command (see Tables 1, 2, and 3). While the flash current is set through $\mathrm{I}^{2} \mathrm{C}$, current does not flow until the FLEN input is logic 1, as described in the Flash Current-Sink Regulator (FLED, MVON, FLEN) section. By default, the movie current is turned on when a nonzero setting is programmed through $I^{2} \mathrm{C}$. Alternately, by setting a bit in the "other" register, the movie mode current may also be gated by logic 1 at the MVON input.

The $I^{2} \mathrm{C}$ serial interface consists of a serial-data line (SDA) and a serial-clock line (SCL). Standard $I^{2} \mathrm{C}$ writebyte commands are used. Figure 2 shows a timing diagram for the ${ }^{2} \mathrm{C}$ protocol. The MAX8830 is a slave-only device, relying upon a master to generate a clock signal. The master (typically a microprocessor) initiates data transfer on the bus and generates SCL to permit data transfer. A master device communicates to the MAX8830 by transmitting the proper 8 -bit address ( $0 \times 94$ ) followed by the 8 -bit control byte. Each 8-bit control byte consists of a command code (usually 3 -bits) with the remaining bits (usually 5 bits) as data (see Table 1). Each transmit sequence is framed by a START (A) condition and a STOP (L) condition. Each word transmitted over the bus is 8 bits long and is always followed by an acknowledge clock pulse.


Figure 2. $I^{2} C$ Timing Diagram

## LED Light Management IC in 2.5mm x 2.5mm UCSP

Table 1. Control Data Byte

| FUNCTION | SDA CONTROL BYTE |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | COMMAND |  |  | DATA |  |  |  |  |
|  | C2 | C1 | C0 | D4 | D3 | D2 | D1 | D0 |
| Step-Up OUT Voltage | 0 | 0 | 0 | 0 | 3.8V to 5.2V and off in 16 steps |  |  |  |
| Unused | 0 | 0 | 0 | 0 | Reserved for future use |  |  |  |
| LED1 Current | 0 | 0 | 1 | 0 | Off to 10mA in 32 steps |  |  |  |
| LED2 Current | 0 | 1 | 0 | 0 | Off to 10 mA in 32 steps |  |  |  |
| LED3 Current | 0 | 1 | 1 | 0 | Off to 10 mA in 32 steps |  |  |  |
| LED4 Current | 1 | 0 | 0 | 0 | Off to 10mA in 32 steps |  |  |  |
| Unused | 1 | 0 | 1 | 0 | Off to 10 mA in 32 steps |  |  |  |
| Flash Current | 1 | 1 | 0 | 0 | Off to 200 mA in 16 steps |  |  |  |
| Movie Current | 1 | 1 | 1 | 0 | Off to 200mA in 16 steps |  |  |  |
| Other | 1 | 1 | 1 | 1 | 0 | MVON enable | Flash |  |

Note: C2 is MSB and DO is LSB.

Table 2. Control Register Data Default Settings

| FUNCTION | SDA CONTROL BYTE |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | COMMAND |  |  | DATA |  |  |  |  |
|  | C2 | C1 | CO | D4 | D3 | D2 | D1 | D0 |
| Step-Up OUT Voltage | 0 | 0 | 0 | 0 | Off (0000) |  |  |  |
| Unused | 0 | 0 | 0 | 0 | Reserved for future use |  |  |  |
| LED1 Current | 0 | 0 | 1 | 0 | Off (00000) |  |  |  |
| LED2 Current | 0 | 1 | 0 | 0 | Off (00000) |  |  |  |
| LED3 Current | 0 | 1 | 1 | 0 | Off (00000) |  |  |  |
| LED4 Current | 1 | 0 | 0 | 0 | Off (00000) |  |  |  |
| Unused | 1 | 0 | 1 | 0 | Reserved for future use |  |  |  |
| Flash Current | 1 | 1 | 0 | 0 | Off (00000) |  |  |  |
| Movie Current | 1 | 1 | 1 | 0 | Off (0000) |  |  |  |
| Other | 1 | 1 | 1 | 1 | 0 | MV by ${ }^{12} \mathrm{C}$ (0) | 0.5s (00) |  |

Note: C2 is MSB and DO is LSB.

## LED Light Management IC in 2.5mm x 2.5 mm UCSP

Table 3. Step-Up Voltage and LED Current Settings

| OUT VOLTAGE (V) OR LED CURRENT (mA) |  |  |  |  |  |  | DATA |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT | LED1 | LED2 | LED3 | LED4 | FLASH | MOVIE | D4 | D3 | D2 | D1 | D0 |
| OFF | OFF | OFF | OFF | OFF | OFF | OFF | 0 | 0 | 0 | 0 | 0 |
| 3.8 | 0.63 | 0.63 | 0.63 | 0.63 | 25.0 | 25.0 | 0 | 0 | 0 | 0 | 1 |
| 3.9 | 0.94 | 0.94 | 0.94 | 0.94 | 37.5 | 37.5 | 0 | 0 | 0 | 1 | 0 |
| 4.0 | 1.25 | 1.25 | 1.25 | 1.25 | 50.0 | 50.0 | 0 | 0 | 0 | 1 | 1 |
| 4.1 | 1.56 | 1.56 | 1.56 | 1.56 | 62.5 | 62.5 | 0 | 0 | 1 | 0 | 0 |
| 4.2 | 1.88 | 1.88 | 1.88 | 1.88 | 75.0 | 75.0 | 0 | 0 | 1 | 0 | 1 |
| 4.3 | 2.19 | 2.19 | 2.19 | 2.19 | 87.5 | 87.5 | 0 | 0 | 1 | 1 | 0 |
| 4.4 | 2.50 | 2.50 | 2.50 | 2.50 | 100.0 | 100.0 | 0 | 0 | 1 | 1 | 1 |
| 4.5 | 2.81 | 2.81 | 2.81 | 2.81 | 112.5 | 112.5 | 0 | 1 | 0 | 0 | 0 |
| 4.6 | 3.13 | 3.13 | 3.13 | 3.13 | 125.0 | 125.0 | 0 | 1 | 0 | 0 | 1 |
| 4.7 | 3.44 | 3.44 | 3.44 | 3.44 | 137.5 | 137.5 | 0 | 1 | 0 | 1 | 0 |
| 4.8 | 3.75 | 3.75 | 3.75 | 3.75 | 150.0 | 150.0 | 0 | 1 | 0 | 1 | 1 |
| 4.9 | 4.06 | 4.06 | 4.06 | 4.06 | 162.5 | 162.5 | 0 | 1 | 1 | 0 | 0 |
| 5.0 | 4.38 | 4.38 | 4.38 | 4.38 | 175.0 | 175.0 | 0 | 1 | 1 | 0 | 1 |
| 5.1 | 4.69 | 4.69 | 4.69 | 4.69 | 188.0 | 188.0 | 0 | 1 | 1 | 1 | 0 |
| 5.2 | 5.00 | 5.00 | 5.00 | 5.00 | 200.0 | 200.0 | 0 | 1 | 1 | 1 | 1 |
|  | 5.31 | 5.31 | 5.31 | 5.31 |  |  | 1 | 0 | 0 | 0 | 0 |
|  | 5.63 | 5.63 | 5.63 | 5.63 |  |  | 1 | 0 | 0 | 0 | 1 |
|  | 5.94 | 5.94 | 5.94 | 5.94 |  |  | 1 | 0 | 0 | 1 | 0 |
|  | 6.25 | 6.25 | 6.25 | 6.25 |  |  | 1 | 0 | 0 | 1 | 1 |
|  | 6.56 | 6.56 | 6.56 | 6.56 |  |  | 1 | 0 | 1 | 0 | 0 |
|  | 6.88 | 6.88 | 6.88 | 6.88 |  |  | 1 | 0 | 1 | 0 | 1 |
|  | 7.19 | 7.19 | 7.19 | 7.19 |  |  | 1 | 0 | 1 | 1 | 0 |
|  | 7.50 | 7.50 | 7.50 | 7.50 |  |  | 1 | 0 | 1 | 1 | 1 |
|  | 7.81 | 7.81 | 7.81 | 7.81 |  |  | 1 | 1 | 0 | 0 | 0 |
|  | 8.13 | 8.13 | 8.13 | 8.13 |  |  | 1 | 1 | 0 | 0 | 1 |
|  | 8.44 | 8.44 | 8.44 | 8.44 |  |  | 1 | 1 | 0 | 1 | 0 |
|  | 8.75 | 8.75 | 8.75 | 8.75 |  |  | 1 | 1 | 0 | 1 | 1 |
|  | 9.06 | 9.06 | 9.06 | 9.06 |  |  | 1 | 1 | 1 | 0 | 0 |
|  | 9.38 | 9.38 | 9.38 | 9.38 |  |  | 1 | 1 | 1 | 0 | 1 |
|  | 9.69 | 9.69 | 9.69 | 9.69 |  |  | 1 | 1 | 1 | 1 | 0 |
|  | 10.00 | 10.00 | 10.00 | 10.00 |  |  | 1 | 1 | 1 | 1 | 1 |

Note: Defaults in bold italics.

## LED Light Management IC in 2.5mm x 2.5 mm UCSP

Table 4 lists the MVON control settings; Table 5 lists flash duration settings. Table 6 shows the read (0x95) status register.

## UCSP Applications Information

For the latest application details on UCSP construction, dimensions, tape carrier information, PCB techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, go to the Maxim website at www.maxim-ic.com/ucsp for the Application Note: UCSP-A Wafer-Level Chip-Scale Package.

Table 4. MVON Control Setting

| FUNCTION | SDA CONTROL BYTE |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | COMMAND |  |  | DATA |  |  |  |  |
|  | C2 | C1 | C0 | D4 | D3 | D2 | D1 | D0 |
| Movie Enabled Through I2C | 1 | 1 | 1 | 1 | X | 0 | X | X |
| Movie Enabled Through MVON Pin | 1 | 1 | 1 | 1 | X | 1 | X | X |

Note: Defaults in bold italics.
Table 5. Flash Duration Settings

| FUNCTION | SDA CONTROL BYTE |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | COMMAND |  |  | DATA |  |  |  |  |
|  | C2 | C1 | C0 | D4 | D3 | D2 | D1 | D0 |
| 0.5s Flash | 1 | 1 | 1 | 1 | X | X | 0 | 0 |
| 1.0s Flash | 1 | 1 | 1 | 1 | X | X | 0 | 1 |
| 1.5s Flash | 1 | 1 | 1 | 1 | X | X | 1 | 0 |
| 2.0s Flash | 1 | 1 | 1 | 1 | X | X | 1 | 1 |

Note: Defaults in bold italics.
Table 6. Read (0x95) Status Register

| FUNCTION | SDA READ BYTE |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DATA |  |  |  |  |  |  |  |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Fault Status | X | X | X | FLED | LED4 | LED3 | LED2 | LED1 |

Note: 1 = fault, $0=$ no fault

## LED Light Management IC in 2.5mm x 2.5 mm UCSP

Table 7. Suggested Inductors

| MANUFACTURER | SERIES | INDUCTANCE ( $\mu \mathrm{H}$ ) | $\begin{aligned} & \hline \text { DCR } \\ & (\mathrm{m} \Omega) \end{aligned}$ | ISAT <br> (A) | $\begin{gathered} \text { DIMENSIONS } \\ \text { (LTYP } \left.\times \text { W TYP }^{2} H_{\text {MAX }}=\text { VOLUME }\right) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Cooper (Coiltronics) | SD3114 | 2.2 | 110 | 1.74 | $3.0 \times 3.0 \times 1.45=13 \mathrm{~mm}^{3}$ |
| FDK | MIPF2520 | 2.2 | 80 | 1.3A | $2.5 \times 2.0 \times 1.0=5 \mathrm{~mm}^{3}$ |
|  | MIPW3226 | 2.2 | 100 | 1.1 | $3.2 \times 2.6 \times 1.0=8 \mathrm{~mm}^{3}$ |
| TDK | VLF3012AT | $\begin{gathered} 2.2 \\ 10 \end{gathered}$ | $\begin{gathered} 88 \\ 360 \end{gathered}$ | $\begin{gathered} 1.0 \\ 0.49 \end{gathered}$ | $2.8 \times 2.6 \times 1.2=9 \mathrm{~mm}^{3}$ |
| TOKO | DE2812C | 2.7 | 75 | 1.8 | $3.0 \times 3.2 \times 1.2=12 \mathrm{~mm}^{3}$ |
|  |  | 10 | 325 | 0.78 | $3.0 \times 3.2 \times 1.2=12 \mathrm{~mm}^{3}$ |

## Inductor Selection

The MAX8830 is designed to use a $2.2 \mu \mathrm{H}$ to $10 \mu \mathrm{H}$ inductor. To prevent core saturation, ensure that the inductor-saturation current rating exceeds the peak inductor current for the application. Calculate the worstcase peak inductor current with the following formula:

$$
\text { IPEAK }=\frac{V_{\text {OUT }} \times \operatorname{lOUT}(\mathrm{MAX})}{0.9 \times \mathrm{V}_{\text {IN(MIN })}}+\frac{\mathrm{V}_{\text {IN(MIN })} \times 0.5 \mu \mathrm{~S}}{2 \times \mathrm{L}}
$$

Table 7 provides a list of suggested inductors.
Capacitor Selection
Bypass the input to GND and PGND using a ceramic capacitor. A ceramic capacitor with X5R and X7R dielectrics are recommended for their low ESR and tighter tolerances over a wide temperature range. Place the capacitor as close as possible to the IC. The recommended minimum value for the input capacitor is $10 \mu \mathrm{~F}$; however, larger value capacitors can be used to reduce input ripple at the expense of size and higher cost.
The output capacitance required depends on the maximum output current. A $10 \mu \mathrm{~F}$ ceramic capacitor works well in most situations, but a $4.7 \mu \mathrm{~F}$ capacitor is acceptable for lower load currents.

## COMP Network Selection

The step-up converter is compensated for stability through an external compensation network from COMP to GND. See Table 8 for recommended compensation components.

Table 8. Suggested Compensation Networks

|  | RcomP <br> $\mathbf{( k \Omega} \mathbf{)}$ | $\mathbf{C} \mathbf{c o m P}$ <br> $\mathbf{( p F )}$ |
| :--- | :---: | :---: |
| $2.2 \mu \mathrm{H}$ Inductor (Dynamic Loads) | 4.3 | 2200 |
| $4.7 \mu \mathrm{H}$ Inductor (Dynamic Loads) | 3 | 4700 |
| $10 \mu \mathrm{H}$ Inductor (Dynamic Loads) | 3 | 6800 |
| Only LED Loads (2.2 $\mu \mathrm{H}$ to $10 \mu \mathrm{H})$ | 0 (short) | 22000 |

PCB Layout
Due to fast switching waveforms and high-current paths, careful PCB layout is required. Connect GND and PGND directly to the ground plane. The IN bypass capacitor should be placed as close as possible to the IC. RCOMP and CCOMP should be connected between COMP and GND as close as possible to the IC. Minimize trace lengths between the IC and the inductor, the input capacitor, and the output capacitor; keep these traces short, direct, and wide. The ground connections of CIN and COUT should be as close together as possible and connected to PGND. The traces from the input to the inductor and from the output capacitor to the LEDs may be longer. A sample layout is available in the MAX8830 evaluation kit.

## Pin Configuration



UCSP
( $2.5 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ )

## Chip Information

PROCESS: BiCMOS

# LED Light Management IC in 2.5mm x 2.5mm UCSP 

## Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)
 implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

