# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **DESCRIPTION**

The M35048-XXXFP is a character pattern display control IC can display on the TV display. It can display 2 pages (24 characters X 12 lines per 1 page) at the same time. It uses a silicon gate CMOS process and it housed in a 20-pin shrink SOP package.

For M35048-001FP that is a standard ROM version of M35048-XXXFP respectively, the character pattern is also mentioned.


#### **FEATURES**

• Screen composition24 characters X 12 lines X 2 pages
• Number of characters displayed 288 (Max.) X 2 pages
Character composition
• Characters available page 0 : 256 characters
page 1 : 128 characters
• Character sizes available 4 (vertical) X 2 (horizontal)
Display locations available
Horizontal direction
Vertical direction
Blinking Character units
Cycle : division of vertical synchronization signal into 32 or 64
Duty : 25%, 50%, or 75%
Data input By the 16-bit serial input function
<ul><li>Coloring</li></ul>
Character color Character unit
Background coloring Character unit
Border (shadow) coloring 8 colors (RGB output)
Specified by register
Raster coloring 8 colors (RGB output)
Specified by register
• Blanking Character size blanking
Border size blanking
Matrix-outline blanking
All blanking (all raster area)

- Output ports
  - 4 shared output ports (toggled between RGB output)
  - 4 dedicated output ports
- Display RAM erase function
- Display input frequency range ........ Fosc = 6.3 MHz to 16.0 MHz (External input clock)
- Horizontal synchronous input frequency
  - ......H.sync = 15 .0 kHz to 32.0 kHz
- $\bullet$  Display oscillation stop function

#### **APPLICATION**

Movie, Digital steel camera




#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **PIN DESCRIPTION**

Pin Number	Symbol	Pin name	Input/ Output	Function
1	TESTA	TEST pin	_	Test pin. Open this pin.
2	VSS2	Earthing pin	-	Connect to GND.
3	ĀC	Auto-clear input	Input	When "L", this pin resets the internal IC circuit. Hysteresis input. Built-in pull-up resistor.
4	CS	Chip select input	Input	Chip select pin. Set this pin to "L" level at serial data transfer. Hysteresis input. Built-in pull-up resistor.
5	SCK	Serial data input	Input	SIN pin serial data is taken in when SCK rises at $\overline{\text{CS}}$ pin "L" level. Hysteresis input. Builtin pull-up resistor.
6	SIN	Serial data input	Input	This is the pin for serial input of display control register and display RAM data. Hysteresis input. Built-in pull-up resistor.
7	TCK	External clock	Input	This is the pin for external clock input.
8	VDD1	Power pin	_	Please connect to +3V with the power pin.
9	P6	Port P6 output	Output	This is the output port.
10	P7	Port P7 output	Output	This is the output port.
11	VSS1	Earthing pin	-	Please connect to GND using circuit earthing pin.
12	P0/BLNK0	Port P0 output	Output	This pin can be toggled between port pin output and BLNK0 signal output.
13	P1/R	Port P1 output	Output	This pin can be toggled between port pin output and R signal output.
14	P2	Port P2 output	Output	This is the output port.
15	P3/G	Port P3 output	Output	This pin can be toggled between port pin output and G signal output.
16	P4	Port P4 output	Output	This is the output port.
17	P5/B	Port P5 output	Output	This pin can be toggled between port pin output and B signal output.
18	HOR	Horizontal synchro- nous signal input	Input	This pin inputs the horizontal synchronous signal. Hysteresis input.
19	VERT	Vertical synchro- nous signal input	Input	This pin inputs the vertical synchronous signal. Hysteresis input.
20	VDD2	Power pin	_	Please connect to + 3V with the power pin.





#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **MEMORY CONSTITUTION**

Address 00016 to 11F16 are assigned to the display RAM, address 12016 to 12816 are assigned to the display control registers. The internal circuit is reset and all display control registers (address 12016 to 12816) are set to "0" when the  $\overline{AC}$  pin level is "L". And then, RAM is not erased and be undefinited. This memory is con-

sisted of 2 pages: page 0 memory and page 1 memory (their addresses are common), page controlled by DAF bit of each address when writing data. For detail, see "DATA INPUT EXAMPLE". Memory constitution is shown in Figure 1 and 2.

Addresses	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
00016	0	BB	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	C3	C2	C1	C0
00116	0	BB	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	C3	C2	C1	C0
		1 1	ackgrou coloring	I	Blink- ing	Character color					C	Characte	r code			
11E16	0	BB	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	С3	C2	C1	C0
11F16	0	BB	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	C3	C2	C1	C0
12016	0	TEST27	VJT	TEST26	TEST25	TEST24	TEST23	TEST22	TEST21	TEST20	TEST19	TEST18	TEST17	TEST16	TEST15	TEST14
12116	0	TEST28	PTD7	PTD6	PTD5	PTD4	PTD3	PTD2	PTD1	PTD0	PTC5	PTC4	PTC3	PTC2	PTC1	PTC0
12216	0	TEST31	SPACE2	SPACE1	SPACE0	TEST30	TEST29	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0
12316	0	TEST34	TEST3	TEST2	TEST1	TEST0	TEST33	TEST32	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0
12416	0	TEST9	TEST5	TEST4	DSP11	DSP10	DSP9	DSP8	DSP7	DSP6	DSP5	DSP4	DSP3	DSP2	DSP1	DSP0
12516	0	TEST10	VSZ1H1	VSZ1H0	VSZ1L1	VSZ1L0	V1SZ1	V1SZ0	LIN9	LIN8	LIN7	LIN6	LIN5	LIN4	LIN3	LIN2
12616	0	POPUP	VSZ2H1	VSZ2H0	VSZ2L1	VSZ2L0	V18SZ1	V18SZ0	LIN17	LIN16	LIN15	LIN14	LIN13	LIN12	LIN11	LIN10
12716	0	MODE0	TEST12	HSZ20	TEST11	HSZ10	BETA14	TEST8	TEST7	TEST6	FB	FG	FR	RB	RG	RR
12816	0	MODE1	BLINK2	BLINK1	BLINK0	DSPON	TEST35	RAMERS	SYAD	BLK1	BLK0	POLH	POLV	VMASK	B/F	BCOL

Fig. 1 Memory constitution (page 0 memory)



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Addresses	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
00016	1	ВВ	BG	BR	BLINK	В	G	R	0	C6	C5	C4	C3	C2	C1	C0
00116	1	ВВ	BG	BR	BLINK	В	G	R	0	C6	C5	C4	C3	C2	C1	C0
			ackgrou coloring		Blink- ing	Cha	racter c	olor	:		C	Characte	r code			
11E16	1	ВВ	BG	BR	BLINK	В	G	R	0	C6	C5	C4	C3	C2	C1	C0
11F16	1	BB	BG	BR	BLINK	В	G	R	0	C6	C5	C4	C3	C2	C1	C0
12016	1	_	_			_	_	_	_	_	_	_	_	_	_	_
12116	1	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
12216	1	_	SPACE2	SPACE1	SPACE0	TEST30	TEST29	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0
12316	1	_	TEST3	TEST2	TEST1	TEST0	TEST33	TEST32	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0
12416	1	_	_	TEST4	DSP11	DSP10	DSP9	DSP8	DSP7	DSP6	DSP5	DSP4	DSP3	DSP2	DSP1	DSP0
12516	1	_	VSZ1H1	VSZ1H0	VSZ1L1	VSZ1L0	V1SZ1	V1SZ0	LIN9	LIN8	LIN7	LIN6	LIN5	LIN4	LIN3	LIN2
12616	1	_	VSZ2H1	VSZ2H0	VSZ2L1	VSZ2L0	V18SZ1	V18SZ0	LIN17	LIN16	LIN15	LIN14	LIN13	LIN12	LIN11	LIN10
12716	1	_	TEST12	HSZ20	TEST11	HSZ10	BETA14	TEST8	TEST7	TEST6	FB	FG	FR	RB	RG	RR
12816	1	_	BLINK2	BLINK1	BLINK0	DSPON	TEST13	RAMERS	SYAD	BLK1	BLK0	_	_	_	_	BCOL

Fig. 2 Memory constitution (page 1 memory)

Note: Page 0 and page 1 registers are found in their respective pages. For example, HP8 to HP0 of the page 0 memory sets the horizontal display start position of page 0, whereas HP8 to HP0 (same register name) of the page 1 memory sets the horizontal display start position of page 1. Also, registers common to both page 0 and page 1 are found only in the page 0 memory. For example, PTC0 is the control register of the P0 pin and is found only in the page 0 memory.



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **SCREEN CONSTITUTION**

The screen lines and rows are determined from each address of the display RAM (page 0 and page 1 are common). The screen constitution is shown in Figure 3.

Row Line	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
1	00016	00116	00216	00316	00416	00516	00616	00716	00816	00916	00A16	00B16	00C16	00D16	00E16	00F16	01016	01116	01216	01316	01416	01516	01616	01716
2	01816	01916	01A16	01B <sub>16</sub>	01C <sub>16</sub>	01D16	01E <sub>16</sub>	01F16	02016	02116	02216	02316	02416	02516	02616	02716	02816	02916	02A16	02B16	02C16	02D16	02E16	02F16
3	03016	03116	03216	03316	03416	03516	03616	03716	03816	03916	03A16	03B16	03C16	03D16	03E16	03F16	04016	04116	04216	04316	04416	04516	04616	04716
4	04816	04916	04A16	04B16	04C16	04D16	04E16	04F16	05016	05116	05216	05316	05416	05516	05616	05716	05816	05916	05A16	05B16	05C16	05D16	05E16	05F16
5	06016	06116	06216	06316	06416	06516	06616	06716	06816	06916	06A16	06B16	06C16	06D16	06E16	06F16	07016	07116	07216	07316	07416	07516	07616	07716
6	07816	07916	07A16	07B16	07C16	07D16	07E16	07F16	08016	08116	08216	08316	08416	08516	08616	08716	08816	08916	08A16	08B16	08C16	08D16	08E16	08F16
7	09016	09116	09216	09316	09416	09516	09616	09716	09816	09916	09A16	09B16	09C16	09D16	09E16	09F16	0A016	0A116	0A216	0A316	0A416	0A516	0A616	0A716
- 8	0A816	0A916	0AA16	0AB16	0AC16	0AD16	0AE16	0AF16	0B016	0B116	0B216	0B316	0B416	0B516	0B616	0B716	0B816	0B916	0BA16	0BB16	0BC16	0BD16	0BE16	0BF16
9	0C016	0C116	0C216	0C316	0C416	0C516	0C616	0C716	0C816	0C916	0CA16	0CB16	0CC16	0CD16	0CE16	0CF16	0D016	0D116	0D216	0D316	0D416	0D516	0D616	0D716
10	0D816	0D916	0DA16	0DB16	0DC16	0DD16	0DE16	0DF16	0E016	0E116	0E216	0E316	0E416	0E516	0E616	0E716	0E816	0E916	0EA16	0EB16	0EC16	0ED16	0EE16	0EF16
11	0F016	0F116	0F216	0F316	0F416	0F516	0F616	0F716	0F816	0F916	0FA16	0FB16	0FC16	0FD16	0FE16	0FF16	10016	10116	10216	10316	10416	10516	10616	10716
12	10816	10916	10A16	10B16	10C16	10D16	10E <sub>16</sub>	10F16	11016	11116	11216	11316	11416	11516	11616	11716	11816	11916	11A16	11B <sub>16</sub>	11C <sub>16</sub>	11D16	11E16	11F16

 $<sup>\</sup>ensuremath{\bigstar}$  The hexadecimal numbers in the boxes show the display RAM address.

Fig. 3 Screen constitution



#### **DISPLAY RAM**

Address 00016 to 11F16

D.	Pogistor					Contents		Remarks
DA	Register	Status				Function		Remarks
		0	0-14	Parter.	-L DOM	-l		Out disaster at a section
0	C0	1	Set the o	aispiaye	a ROM (	character code.		Set display character
		0	To write	data in	to page	0 (Note 2), select th		
1	C1	1	characte	ers (256	types) f	for page 0 and set th	e character code. To	
		0	write dat			o the same from the	ROM characters (128	
2	C2	1	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	, pago				
		0						
3	С3	1						
		0						
4	C4	1						
5	C5	0						
		1						
6	C6	0						
		1						
7	C7	0	Set "0" t	o C7 wh	en 0 pa	ge setting.		
-		1						
8	R	0	В	G	R	Color		Set character color (character unit)
0	K	1	0	0	0	Black Red		,
_	_	0	0	1	0	Green		
9	G	1	0	1 0	0	Yellow Blue		
		0	1	0	1 0	Magenta		
А	В	1	1	1	1	Cyan White		
		0	Do not b	olink.				Set blinking
В	BLINK	1	Blinking					See register BLINK2 to BLINK0 (address12816)
		0	BB	BG	BR	Color	 ]	Set character background
С	BR	1	0	0	0	Black		(character unit)
		0	0 0	0	1 0	Red Green		
D	BG	1	0	1 0	1 0	Yellow Blue		
		0	1	0	1	Magenta		
E	ВВ		1	1	0	Cyan White		
		1		<u>'</u>	_ '	I vvriite	I	

Notes 1. The display RAM is undefined state at the  $\overline{\text{AC}}$  pin.

<sup>2.</sup> The display RAM consists of 2 pages, page 0 and page 1 (common address). The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.

3. Set to "1" when only setting blank code "FF16" to character code.

#### **REGISTERS DESCRIPTION**

(1) Address 120<sub>16</sub>

			Contents	Damada
DA	Register	Status	Function	Remarks
0	TEST14	0	It should be fixed to "0".	
0	(Note 3)	1	Can not be used.	
4	TEST15	0	It should be fixed to "0".	
1	(Note 3)	1	Can not be used.	
2	TEST16	0	It should be fixed to "0".	
2	(Note 3)	1	Can not be used.	
2	TEST17	0	It should be fixed to "0".	
3	(Note 3)	1	Can not be used.	
4	TEST18	0	It should be fixed to "0".	
4	(Note 3)	1	Can not be used.	
5	TEST19	0	It should be fixed to "0".	
5	(Note 3)	1	Can not be used.	
6	TEST20	0	It should be fixed to "0".	
O	(Note 3)	1	Can not be used.	
7	TEST21	0	It should be fixed to "0".	
,	(Note 3)	1	Can not be used.It should be fixed to "0".	
8	TEST22	0	Can not be used.	
	(Note 3)	1	It should be fixed to "0".	
9	TEST23	0	Can not be used.	
9	(Note 3)	1	It should be fixed to "0".	
Α	TEST24	0	Can not be used.	
,,	(Note 3)	1	It should be fixed to "0".	
В	TEST25	0	Can not be used.	
	(Note 3)	1	It should be fixed to "0".	
С	TEST26	0	Can not be used.	
	(Note 3)	1	It should be fixed to "0".	
D	VJT	0	It is used to "0", normally.	
	V 0 1	1	Alleviates continuous vertical jitters.	
Е	TEST27	0	Can not be used.	
_	(Note 3)	1	It should be fixed to "0".	



Notes 1. The mark  $\bigcirc$  around the status value means the reset status by the "L" level is input to  $\overline{AC}$  pin.

2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.

<sup>3.</sup> Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".

#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### (2) Address 121<sub>16</sub>

	D		Contents	
DA	Register	Status	Function	Remarks
0	PTC0	0	P0 output (port P0).	P0 pin output control.
	(Note 3)	1	BLNK0 output.	
1	PTC1	0	P1 output (port P1).	P1 pin output control.
	(Note 3)	1	R signal output.	
2	PTC2	0	P2 output (port P2).	P2 pin output control.
	(Note 3)	1	Can not be used.	
3	PTC3	0	P3 output (port P3).	P3 pin output control.
	(Note 3)	1	G signal output.	
4	PTC4	0	P4 output (port P4).	P4 pin output control.
	(Note 3)	1	Can not be used.	
5	PTC5	0	P5 output (port P5).	P5 pin output control.
	(Note 3)	1	B signal output.	
6	PTD0	0	"L" output or negative polarity output (BLNK0 output).	P0 pin data control.
	(Note 3)	1	"H" output or positive polarity output (BLNK0 output).	
7	PTD1	0	"L" output or negative polarity output (R signal output).	P1 pin data control.
	(Note 3)	1	"H" output or positive polarity output (R signal output).	
8	PTD2	0	"L" output.	P2 pin data control.
	(Note 3)	1	"H" output.	
9	PTD3	0	"L" output or negative polarity output (G signal output).	P3 pin data control.
	(Note 3)	1	"H" output or positive polarity output (G signal output).	
А	PTD4	0	"L" output.	P4 pin data control.
	(Note 3)	1	"H" output.	
В	PTD5	0	"L" output or negative polarity output (B signal output).	P5 pin data control.
	(Note 3)	1	"H" output or positive polarity output (B signal output).	
С	PTD6	0	"L" output.	P6 pin data control.
	(Note 3)	1	"H" output.	
D	PTD7	0	"L" output.	P7 pin data control.
D D	(Note 3)	1	"H" output.	
_	TEST28	0	Can not be used.	
E	E TEST28 (Note 3)	1	It should be fixed to "0".	

<sup>3.</sup> Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".



Notes 1. The mark  $\bigcirc$  around the status value means the reset status by the "L" level is input to  $\overline{AC}$  pin.

2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.

#### (3) Address 122<sub>16</sub>

			Contents	
DA	Register	Status	Function	Remarks
	LIDO	0	If HS is the horizontal display start location,	Horizontal display start location is
0	HP0	1	$HS = T \times (\sum_{n=0}^{8} 2^{n}HP_{n} + 6)$	specified using the 11 bits from HP8 to HP0.
4	HP1	0	T : Period of display frequency	HP8 to HP0 = (000000000002) and (000001001112) setting is forbidden.
1	ПРІ	1	472 settings are possible.	
0	HP2	0		
2	ПР2	1	HOR	
2	HP3	0		
3	пгэ	1		
4	HP4	0		
4	ПР4	1		
E	LIDE	0	HS* Display area	
5	HP5	1	\ \	HS* (shown left) shows horizontal
	LIDC	0		display start location that is register B/ $\overline{F}$ (address 128 <sub>16</sub> ) = 0 is set.
6	HP6	1		
7	HP7	0		
,	HF7	1		
8	HP8	0		
0	TIFO	1		
9	TEST29	0	Can not be used.	
-		1	It should be fixed to "0".	
A	TEST30	0	Can not be used.	_
		1	It should be fixed to "0".	
В	SPACE0	0	SPACE Number of Lines and Space <(S) represents space>	Leave one line worth of space in the vertical direction.
	0.7.020	1	0 0 0 12 0 0 1 1 (S) 10 (S) 1	For example, 6 (S) 6 indicates two sets of 6 lines with a line of spaces between
С	SPACE1	0	0 1 0 2 (S) 8 (S) 2	lines 6 and 7. A line is 18 X N horizontal scan lines.
	OI ACLI	1	1 0 0 4 (S) 4 (S) 4	N is determined by the character size in the vertical direction
D	SPACE2	0	1 0 1 5 (S) 2 (S) 5 1 1 0 6 (S) 6	
ן ע	SFACE2	1	1 1 1 6 (S)(S) 6 (S) represents one line worth of spac	
		0	Can not be used.	
E	TEST31 (Note 3)	1	It should be fixed to "0".	1

- 2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
- 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".



#### (4) Address 123<sub>16</sub>

(4) Addres			Contents	
DA	Register	Status	Function	Remarks
0	VP0	1	If VS is the vertical display start location, $VS = H \times \sum_{n=0}^{7} 2^{n} VP_{n}$	The vertical start location is specified using the 10 bits from VP7 to VP0.  VP7 to VP0 = (000000000002) setting is
1	VP1	0	H: Cycle with the horizontal synchronizing pulse	forbidden.
2	VP2	0	255 settings are possible.  HOR	
3	VP3	0		
4	VP4	0	\ \times \vs	
5	VP5	1	HS* Display area	HS* (shown left) shows horizontal display start location that is register B/F
6	VP6	1		(address 12816) = 0 is set.
7	VP7	① 1		
8	TEST32	0	It should be fixed to "0".  Can not be used.	
9	TEST33	0	It should be fixed to "0".  Can not be used.	_
A	TEST0	0	It should be fixed to "0".	-
В	TEST1	0	Can not be used.  It should be fixed to "0".	
		1	Can not be used.  It should be fixed to "0".	
С	TEST2	1	Can not be used.	_
D	TEST3	1	It should be fixed to "0".  Can not be used.	_
E	TEST34	0	It should be fixed to "0".	-
	(Note 3)	'	Can not be used.	

- 2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
- 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".

#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### (5) Address 12416

DA	Pogistor				Contents			В .		
DA	Register	Status			Function			Remarks		
0	DSP0	0	The display r	node (bla	nking mode) for line ne, using DSPn (n =	e n on the display		Sets the display mode of line 1.		
		1								
1	DSP1	0	The display r BLK1 and BL	node is de .K0 (addre	etermined by the co ess 12816). Settings	ombination of register s are given below.	rs	Sets the display mode of line 2.		
1	DSPT	1						Jets the display fillule of life 2.		
		0	BLK1	BLK0	DSPn= "0"	DSPn= "1"				
2	DSP2	1	0 0	0	Matrix-outline border Character	Matrix-outline Border		Sets the display mode of line 3.		
		_	1 1	0	Border Matrix-outline	Matrix-outline Character				
3	DSP3	0	1 1	1		egister BCOL = "0")		Sets the display mode of line 4.		
		1								
4	DSP4	0	For detail, se	e DISPLA	Y FORM1(1).			Sets the display mode of line 5.		
		1								
5	DSP5	0						Sets the display mode of line 6.		
3	DSF3	1						Coto the display mode of line o.		
		0								
6	DSP6	1						Sets the display mode of line 7.		
		0								
7	DSP7							Sets the display mode of line 8.		
		1								
8	DSP8	0						Sets the display mode of line 9.		
		1								
9	DSP9	0						Sets the display mode of line 10.		
Ü	50.0	1						, , , , , , , , , , , , , , , , , , , ,		
_		0						Oats the Control of Control		
Α	DSP10	1						Sets the display mode of line 11.		
		0								
В	DSP11							Sets the display mode of line 12.		
		1	lt oboutel b - f	ived to "O'	,					
С	TEST4	0	It should be f							
		1	Can not be u							
D	TEST5	0	It should be f	ixed to "0'						
	(Note 3)	1	Can not be u	sed.						
E	TESTO	0	Can not be u	sed.						
_	TEST9 (Note 3)	1	It should be f	ixed to "1'						

- Notes 1. The mark around the status value means the reset status by the "L" level is input to  $\overline{AC}$  pin.

  2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
  - 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### (6) Address 125<sub>16</sub>

(b) Addres			Contents	
DA	Register	Status	Function	Remarks
0	LIN2	0	The vertical dot size for line n in the character dot lines (18 vertical lines) is set using LINn (n = 2 to 17).	Vertical direction dot size setting for the 2nd line.
1	LIN3	0	Dot size can be selected between 2 types for each dot line.	Vertical direction dot size setting for the 3rd line.
2	LIN4	0	For dot size, see the below registers. Line 1 and lines 2 to 12 can be set independent of one another.  LINn = "0" LINn = "1"	Vertical direction dot size setting for the 4th line.
3	LIN5	0	1st line         Refer to VSZ1L0 and VSZ1H0 and VSZ1H1           2nd to 12th         Refer to VSZ2L0           Refer to VSZ1H0	Vertical direction dot size setting for the 5th line.
4	LIN6	1	line   and VSZ2L1   and VSZ2H1	Vertical direction dot size setting for the 6th line.
5	LIN7	0		Vertical direction dot size setting for the 7th line.
6	LIN8	1		Vertical direction dot size setting for the 8th line.
7	LIN9	0		Vertical direction dot size setting for the 9th line.
8	V1SZ0	0	H: Cycle with the horizontal synchronizing pulse  V1SZ1 V1SZ0 Vertical direction size 0 0 1H/dot	Vertical direction dot size setting for the 1st line. (all lines are common)
9	V1SZ1	1	0 1 2H/dot 1 0 3H/dot 1 1 4H/dot	
А	VSZ1L0	0	H: Cycle with the horizontal synchronizing pulse  VSZ1L1 VSZ1L0 Vertical direction size  0 0 1H/dot	Character dot line vertical direction dot size setting for the 1st line (LINn = 0).
В	VSZ1L1	1	0 1 2H/dot 1 0 3H/dot 1 1 4H/dot	
С	VSZ1H0	1	H: Cycle with the horizontal synchronizing pulse    VSZ1H1   VSZ1H0   Vertical direction size   0   0   1H/dot	Character dot line vertical direction dot size setting for the 1st line (LINn = 1).
D	VSZ1H1	1	0 1 2H/dot 1 0 3H/dot 1 1 4H/dot	
E	TEST10 (Note 3)	0	It should be fixed to "0".  Can not be used.	

<sup>3.</sup> Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".



Notes 1. The mark around the status value means the reset status by the "L" level is input to  $\overline{AC}$  pin.

2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.

#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### (7) Address 126<sub>16</sub>

(1)1100101	SS 12616		Contents					
DA	Register	Status	Function	Remarks				
	1,10,140	0	T difetion	Vertical direction dot size setting for				
0	LIN10	1	The vertical dot size for line n in the character dot lines (18 vertical lines) is set using LINn (n = 2 to 17).	the 11th line.				
1	LIN11	0 1	Dot size can be selected between 2 types for each dot line.	Vertical direction dot size setting for the 11th line.				
2	LIN12	0	For dot size, see the below registers. Line 1 and lines 2 to 12 can be set independent of one another.	Vertical direction dot size setting for the 12th line.				
3	LIN13	0	LINn = "0" LINn = "1"	Vertical direction dot size setting for the 13th line.				
4	LIN14	0	line and VSZ2L1 and VSZ2H1	Vertical direction dot size setting for the 14th line.				
5	LIN15	0		Vertical direction dot size setting for the 15th line.				
6	LIN16	0 1		Vertical direction dot size setting for the 16th line.				
7	LIN17	0		Vertical direction dot size setting for the 17th line.				
8	V18SZ0	0	H: Cycle with the horizontal synchronizing pulse  V18SZ1 V18SZ0 Vertical direction size 0 0 1H/dot	Vertical direction dot size setting for the 18th line. (all lines are common)				
9	V18SZ1	1	0 1 2H/dot 1 0 3H/dot 1 1 4H/dot					
A	VSZ2L0	0 1	H: Cycle with the horizontal synchronizing pulse    VSZ2L1   VSZ2L0   Vertical direction size   0   0   1H/dot	Character dot line vertical direction dot size setting for the 2nd line to 12th line (LINn = 0).				
В	VSZ2L1	1	0 1 2H/dot 1 0 3H/dot 1 1 4H/dot					
С	VSZ2H0	1	H: Cycle with the horizontal synchronizing pulse  VSZ2H1 VSZ2H0 Vertical direction size  0 0 1H/dot	Character dot line vertical direction dot size setting for the 2nd line to 12th line				
D	VSZ2H1	1	0 1 2H/dot 1 0 3H/dot 1 1 4H/dot	(LINn = 1).				
E	POPUP (Note 3)	1	Page 1 priority display  Page 0 priority display	Sets the priority page for when 2 pages are displayed at the same time. The setting is effective only when the standard display mode is set as MODE0 = "0", MODE1 = "0". See "DISPLAY FORM 2".				

- 2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
- 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### (8) Address 127<sub>16</sub>

DA	Register		Contents	Domorko
Dit	register	Status	Function	Remarks
0	RR	0	RB         RG         RR         Color           0         0         0         Black	Sets the raster color of all blankings.
		1	0 0 1 Red	
1	DC	0	0 1 0 Green 0 1 1 Yellow	
	RG	1	1 0 0 Blue	
		0	1 0 1 Magenta 1 1 0 Cyan	
2	RB	1	1 1 1 White	
2		0	FB FG FR Color	Sets the blanking color of the Border
3	FR	1	0 0 0 Black	size, or the shadow size.
		0	0 0 1 Red 0 1 0 Green	
4	FG		0 1 1 Yellow 1 0 0 Blue	
		1	1 0 1 Magenta	
5	FB	0	1 1 0 Cyan 1 1 1 White	
	I I B	1		
6	TEST6	0	It should be fixed to "0".	
		1	Can not be used.	
7	TEST7	0	It should be fixed to "0".	
		1	Can not be used.	
8	TEST8	0	It should be fixed to "0".	
		1	Can not be used.	
9	BETA14	0	Matrix-outline display (12 X 18 dot)	
		1	Matrix-outline display (14 X 18 dot)	
Α	HSZ10	0	HSZ10 Horizontal direction size 0 1T/dot	Character size setting in the horizontal direction for the first line.
	113210	1	0 1T/dot 1 2T/dot	T : Display frequency cycle
В	TEOTAA	0	It should be fixed to "0".	
<i>D</i>	TEST11	1	Can not be used.	
С	HSZ20	0	HSZ20 Horizontal direction size 0 1T/dot	Character size setting in the horizontal direction for the 2nd line to 12th line.
	113220	1	1 2T/dot	T : Display frequency cycle
D	TEST12	0	It should be fixed to "0".	
		1	Can not be used.	
E	MODE0 (Note 3)	0	MODE1         MODE0         Display mode           0         0         Standard (Note4)           0         1         AND           1         0         EXOR	Sets the display mode for when 2 pages are displayed at the same time. See "DISPLAY FORM 2".  MODE1(address12816).

- 2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
- 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1". 4. 2 way settings are available by POPUP (address 12616).



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### (9) Address 12816

ss 12816		Contents	
Register	Status	Function	Remarks
BCOL	0	Blanking of BLK0, BLK1	Sets all raster blanking
5002	1	All raster blanking	
B/ <del>F</del>	0	Synchronize with the leading edge of horizontal synchronization.	Synchronize with the front porch or back porch of the horizontal
(Note 3)	1	Synchronize with the trailing edge of horizontal synchronization.	synchronazation signal.
VMASK	0	Do not mask by VERT input signal	Set mask at phase comparison operating.
(Note 3)	1	Mask by VERT input signal	operating.
POLV	0	VERT pin is negative polarity	Set VERT pin polarity.
(Note 3)	1	VERT pin is positive polarity	
POLH	0	HOR pin is negative polarity	Set HOR pin polarity.
(Note 3)	1	HOR pin is positive polarity	
BI KO	0	BLINK1 BLINK0 Blanking mode	Set blanking mode.
BLITTO	1	0 0 Matrix-outline size 0 1 Character size	See "DISPLAY SHAPE 2".
BLK1	0	1 0 Border size	
	1		
SYAD	0	Border display of character	See "DISPLAY FORM1 (2)".
01712	1	Shadow display of character	
RAMERS	0	RAM not erased	There is no need to reset because
	1	RAM erased	there is no register for this bit.
TEST35	0	It should be fixed to "0".	Fix the page 1 memory (TEST13) to
	1	Can not be used.	"0".
DSPON .	0	Display OFF	
	1	Display ON	
BLINK0	0	BLINK Duty	Set blinking duty ratio.
	1	0 0 Blinking OFF	
BLINK1		1 0 50% 1 1 75%	
	0	Divided into 64 of vertical synchronous signal	Set blinking frequency.
BLINK2	1	Divided into 32 of vertical synchronous signal	
MODE1	0	For setting, see MODE0 (address 12716).	Sets the display mode for when 2 pages are displayed at the same time.
	Register  BCOL  B/F (Note 3)  VMASK (Note 3)  POLY (Note 3)  BLK0  BLK1  SYAD  RAMERS  TEST35  DSPON  BLINK0  BLINK1  BLINK1	Register         Status           BCOL         1           B/F (Note 3)         1           VMASK (Note 3)         1           POLV (Note 3)         1           BLK0         1           BLK1         1           BLK1         1           TEST35         1           TEST35         1           BLINK1         1           BLINK2         1           BLINK1         0           1         0	Register   Status

- 2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1.
- 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **DISPLAY FORM 1**

M35048-XXXFP has the following four display forms.

(1) Blanking mode

Character size

: Blanking same as the character size.

Border size

: Blanking the background as a size from character.

Matrix-outline size

: Blanking the background 12 X18 dot.

All blanking size

: When set register BCOL to "1", all raster area is blank

ing.

The display mode and blanking mode can be set line-by-line, as follows, from registers BCOL, BLK1, BLK0 (address 12816), DSP0 to DSP11 (address 12416).

	BCOL BLK1		Line of D	SPn = "0"	Line of DSPn = "1"			
BCOL			Display mode Blanking mode		Display mode	Blanking mode		
	0	0	All matrix-outline border display	All matrix-outline size	All matrix-outline display	All matrix-outline size		
0	0 1		Character display	Character size	Border display	Border size		
	1	0	Border display	Border size	All matrix-outline display	All matrix-outlinesize		
	1		All matrix-outline display	All matrix-outline size	Character display	Character size		
	0	0	All matrix-outline border display		All matrix-outline display			
	0 1		Character display		Border display			
'	1 0		Border display	All blanking size	All matrix-outline display	All blanking size		
	1	1 1 All matrix-outline display			Character display			




Fig. 4 Display form



#### (2) Shadow display

When border display mode, if set SYAD (address 12816) = "0" to "1", it change to shadow display mode.

Border and shadow display are shown below.

Set shadow display color by BR, BG or BB of display RAM or by register FR, FG and FB (address 12716).




Fig. 5 Border and shadow display

#### **DISPLAY FORM 2**

This IC can display both page 0 and page 1 at the same time.

Page 0: Set the DAF bit in each addresses to "0".

Page 1: Set the DAF bit in each addresses to "1".




Fig.6 Example of 2 pages display

Example 1: Display position, display size, color, etc., can be freely set for each page, and the 2 pages can be displayed on top of each other or side-by-side.

Example 2: When the display range of the 2 pages overlap on the monitor screen, they can be displayed in the 5 below ways using regis ters MODE0 (address 12716), MODE1 (address 12816) and POPUP (address 12616). (The POPUP register is effective only when MODE0 = "0" and MODE1 = "0".)

MODE1	MODE0	POPUP	Display mode		
0	0	0	Standard (Page 1 priority)		
"	U	1 Standard (Page 0 priority)			
0	1	_	AND		
1	0	_	EXOR		
1	1	— OR			

- (4) EXOR ...... In overlapping areas, the RGB output of the 2 pages is EXOR processed and output.
- (5) OR ...... In overlapping areas, the RGB output of the 2 pages is OR processed and output.



#### **CHARACTER FONT**

Images are composed on a 12 X 18 dot matrix, and characters can be linked vertically and horizontally with other characters to allow the display the continuous symbols.

Character code FF16 is fixed as a blank without background. Therefore, cannot register a character font in this code.




Fig.7 Example of border display



#### **DATA INPUT EXAMPLE**

Data of display RAM and display control registers can be set by the 16-bit serial input function. Example of data setting is shown in Figure 8.

#### Data input example (M35048-XXXFP)

Address	s/data	DAF (Note1)	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Remarks		
		(10.01)						2	00m s	ec ho	ld							S	System set up	
Address	12016	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	Α	Address setting	
Data	12016	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		Frequency value setting (Note	
Data	12116	0	0	PTD7	PTD6	1	PTD4	1	PTD2	1	1	1	0	1	0	1	1		Output setting	
Data	12216	0	0	0	0	0	0	0	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0		Horizontal display location setti	
Data	12316	0	0	0	0	0	0	0	0	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0	0 page	Vertical display location setting	
Data	12416	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ge	Display form setting	
Data	12516	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		Character size setting	
Data	12616	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	Character size setting	
Data	12716	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		Color, character size setting	
Data	12816	0	0	0	0	0	0	0	0	0	0	0	POLH	POLV	0	0	0	F	Page 0 display OFF	
Address	12216	0	0	0	0	0	0	0	1	0	0	1	0	0	0	1	0	Α	Address setting	
Data	12216	1	0	0	0	0	0	0	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0		Horizontal display location set	
Data	12316	1	0	0	0	0	0	0	0	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0		Vertical display location setting	
Data	12416	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<u></u>	Display form setting	
Data	12516	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	page	Character size setting	
Data	12616	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		Character size setting	
Data	12716	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		Color, character size setting	
Data	12816	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	F	Page 1 display OFF	
Data	00016	0	BB	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	СЗ	C2	C1	C0			
	i	:		ckgrou		Blink -ing	Char	acter	color			(	Charac	ter cod	le			0 page	Character setting	
Data	11F16	0	BB	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	СЗ	C2	C1	C0			
Address	00016	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Data	00016	1	BB	BG	BR	BLINK	В	G	R	0	C6	C5	C4	C3	C2	C1	C0			
				colorin		Blink -ing	Char	acter	color	:		(	Charac	ter cod	le			1 page	Character setting	
Data	11F16	1	BB	BG	BR	BLINK	В	0	R	0	C6	C5	C4	СЗ	C2	C1	C0			
Address	12816	0	0	0	0	0	0	0	1	0	0	1	0	1	0	0	0	1	Address setting	
Data	12816	1	0	0	0	0	1	0	0	0	1	1	0	0	0	0	0	1	Page 1 display ON Display form setting (Note 2)	
Address	12816	0	0	0	0	0	0	0	1	0	0	1	0	1	0	0	0	A	Address setting	
Data	12816	0	0	0	0	0	1	0	0	0	1	1	POLH	POLV	0	0	0	1	Page 0 display ON Display form setting (Note 2	

Notes 1 : The page in which data is written is controlled by the address. To write data into page 0, set "0". To write data into page 1, set "1".

Fig 8. Example of data setting



<sup>2 :</sup> Matrix-outline display in this data.

<sup>3:</sup> Input a continuous clock of constant period from the TCK pin.




Fig. 9 Example of the M35048-XXXFP peripheral circuit

#### **SERIAL DATA INPUT TIMING**

- (1)Serial data should be input with the LSB first.
- (2) The address consists of 16 bits.
- (3) The data consists of 16 bits.
- (4)The 16 bits in the SCK after the  $\overline{CS}$  signal has fallen are the ad dress, and for succeeding input data, the address is incremented every 16 bits. Therefore, it is not necessary to in put the address from the second data.




Fig.10 Serial input timing

#### **TIMING REQUIREMENTS** (Ta = -20°C to + 85°C, VDD = 2.2 to 3.5V, unless otherwise noted)

Data input

Symbol	Parameter		Limits		Unit	Remarks	
Cymbol	T didiffetor	Min.	Тур.	Max.	Offic	Romano	
tw(SCK)	SCK width	200	_	_	ns		
tsu(CS)	CS setup time	200	_	_	ns		
th(CS)	CS hold time	2	_	_	μs	Coo Figure 11	
tsu(SIN)	SIN setup time	200	_	_	ns	See Figure 11	
th(SIN)	SIN hold time	200	_	_	ns		
tword	1 word writing time	10	_	_	μs		




Fig. 11 Serial input timing requirements

#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
VDD	Supply voltage	With respect to Vss.	-0.3 to +4.0	V
Vı	Input voltage		Vss -0.3 V   V DD +0.3	V
Vo	Output voltage		Vss Vo Vdd	V
Pd	Power dissipation	Ta = +25°C	+300	mW
Topr	Operating temperature		-20 to +85	°C
Tstg	Storage temperature		-40 to +125	°C

#### **RECOMMENDED OPERATING CONDITIONS** (VDD = 3.00V, Ta = -20 to +85°C, unless otherwise noted)

Symbol			Unit			
Cymbol		Min.	Тур.	Max.	Offic	
VDD	Supply voltage		2.20	3.00	3.50	V
VIH	"H" level input voltage	AC,CS,HOR,SIN,SCK,VERT	0.8VDD	VDD	VDD	V
VIL	"L" level input voltage	AC,CS,HOR,SIN,SCK,VERT	0	0	0.2VDD	V
Fosc	Oscillating frequency fo	Oscillating frequency for display			16.0	MHz
H.sync	Horizontal synchronous	Horizontal synchronous signal input frequeney				kHz

#### **ELECTRICAL CHARACTERISTICS** (VDD = 3.00V, Ta = 25°C, unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
Cymbol	i didilicici	rest conditions	Min.	Тур.	Max.	Orne
VDD	Supply voltage	Ta = -20 to +85°C	2.20	3.00	3.50	V
IDD	Supply current	VDD = 3.00V	_	5	10	mA
Voн	"H" level output voltage P0 to P7 (Note1)	VDD = 2.20V, IOH = -0.1mA	1.80	_	_	V
VoL	"L" level output voltage P0 to P7 (Note2)	VDD = 2.20V, IOH = 0.1mA	_		0.4	V
Rı	Pull-up resistance AC	VDD = 3.00V	30	_	150	k
VTCK	External clock input width	2.20V V DD 3.50V	0.7VDD	_	Vdd	V

Notes 1. The current from the IC must not exceed -0.1 mA/port at any of the port pins (P0 to P7).

<sup>2.</sup> The current flowing into the IC must not exceed 0.1 mA/port at any of port pins (P0 to P7).

#### NOTE FOR SUPPLYING POWER

(1) Timing of power supplying to  $\overline{AC}$  pin

The internal circuit of M35048-XXXFP is reset when the level of the auto clear input pin  $\overline{AC}$  is "L". This pin in hysteresis input with the pull-up resistor.

The timing about power supplying of  $\overline{AC}$  pin is shown in Figure 12.

After supplying the power (VDD and Vss) to M35048-XXXFP and the supply voltage becomes more than 0.8 X VDD, it needs to keep VIL time; tw of the  $\overline{AC}$  pin for more than 1ms.

Start inputting from microcomputer after  $\overline{AC}$  pin supply voltage becomes more than 0.8 × VDD and keeping 200ms wait time.

(2)Timing of power supplying to VDD1 and VDD2. Supply power to VDD1 and VDD2 at the same time.




Fig. 12 Timing of power supplying to  $\overline{AC}$  pin

#### PRECAUTION FOR USE

Notes on noise and latch-up

5ns and input to HOR pin.


In order to avoid noise and latch-up, connect a bypass capacitor (0.1µF) directly between the V DD1 pin and Vss1 pin, and the VDD2 pin and Vss2 pin using a heavy wire.

Note for horizontal synchronous signal input to the HOR pin

Set horizontal synchronous signal edge\* waveform timing to under

Set only the side which set by  $B/\overline{F}$  register waveform timing under 5ns and input to HOR pin.

\*: Set front porch edge or back porch edge by B/F register (address 12816).



#### Note for external clock input to the TCK pin

Input to the TCK pin a constant-period continuous external clock that synchronizes with the horizontal synchronous signal. Never stop inputting the clock while displaying.

## DATA REQUIRED FOR MASK ROM ORDER-ING

Please send the following data for mask orders.

- (1) M35048-XXXFP mask ROM order confirmation form
- (2) 20P2Q-A mask specification from
- (3) ROM data: EPROMs or floppy disks
  - \*In the cace of EPROMs, three sets of EPROMs are required per pattern.
  - \*In the cace of floppy disks, 3.5-inch 2HD disk (IBM format) is required per pattern.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### STANDARD ROM TYPE: M35048-001FP

M35048-001FP is a standard ROM type of M35048-XXXFP. The character patterns for 0 page are fixed to the contents of Figure 13 to 16, the character patterns for page 1 are fixed to the contents of Figure 17 and 18.






Fig. 13 M35048-001FP character pattern for page 0 (1)






Fig. 14 M35048-001FP character pattern for page 0 (2)






Fig. 15 M35048-001FP character pattern for page 0 (3)






Fig. 16 M35048-001FP character pattern for page 0 (4)




Fig. 17 M35048-001FP character pattern for page 1 (1)







Fig. 18 M35048-001FP character pattern for page 1 (2)



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## Renesas Technology Corp.

Nippon Bldg., 6-2, Otemachi 2-chome, Chiyoda-ku, Tokyo, 100-0004 Japan

Keep safety first in your circuit designs!

Mitsubish Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

  Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples
- Misubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

  All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Misubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Misubishi Electric Corporation or an authorized Misubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Misubishi Electric Corporation assumes no responsibility or any damage, liability, or other loss resisting from these inaccuracies or errors. Please also pay attention to information published by Misubishi Electric Corporation assumes, including the Misubishi Electric Corporation assumes no responsibility of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information and products. Misubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

  Misubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Misubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

  Misubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially

- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
  Any diversion or reexport contrary to the export control control part and the control destination.
  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
  Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.



## **REVISION DESCRIPTION LIST**

## M35048-XXXFP DATA SHEET

Rev. No.	Revision Description	Rev. date
1.0	First Edition	980402
1.1	P43 20P2Q-A (20-PIN SSOP) MARK SPECIFICATION FORM B: Note 4 added	000707
1.2	Delete Mask ROM ORDER CONFIRMATION FORM and MASK SPECIFICATION FORM	000829