

# LM3S310 Microcontroller

DATA SHEET

Copyright © 2006 Luminary Micro, Inc.

# **Legal Disclaimers and Trademark Information**

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Copyright © 2006 Luminary Micro, Inc. All rights reserved. Stellaris and the Luminary Micro logo are trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks, and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 2499 South Capital of Texas Hwy, Suite A-100 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com





LUMINARYMICRO

# **Table of Contents**

Legal	Disclaimers and Trademark Information	. 2
Revisi	on History	15
About	This Document	16
Audiend	ce	16
About T	This Manual	16
Related	I Documents	16
Docum	entation Conventions	16
1.	Architectural Overview	19
1.1	Product Features	
1.2	Target Applications	22
1.3	High-Level Block Diagram	
1.4	Functional Overview	24
1.4.1	ARM Cortex <sup>™</sup> -M3	24
1.4.2	Motor Control Peripherals	
1.4.3	Analog Peripherals	25
1.4.4	Serial Communications Peripherals	25
1.4.5	System Peripherals	
1.4.6	Memory Peripherals	
1.4.7	Additional Features	
1.4.8	Hardware Details	
1.5	System Block Diagram	
2.	ARM Cortex-M3 Processor Core	
2.1	Block Diagram	
2.2	Functional Description	31
2.2.1	Serial Wire and JTAG Debug	
2.2.2	Embedded Trace Macrocell (ETM)	
2.2.3	Trace Port Interface Unit (TPIU)	
2.2.4	ROM Table	
2.2.5	Memory Protection Unit (MPU)	
2.2.6	Nested Vectored Interrupt Controller (NVIC)	
3.	Метогу Мар	
4.	Interrupts	35
5.	JTAG Interface	38
5.1	Block Diagram	39
5.2	Functional Description	
5.2.1	JTAG Interface Pins	
5.2.2	JTAG TAP Controller	
5.2.3	Shift Registers	
5.2.4	Operational Considerations	
5.3	Initialization and Configuration	
5.4	Register Descriptions	
5.4.1	Instruction Register (IR)	
5.4.2	Data Registers	
6.	System Control	
6.1	Functional Description	
6.1.1	Device Identification	48

6.1.2	Reset Control	. 48
6.1.3	Power Control	
6.1.4	Clock Control	51
6.1.5	System Control	53
6.2	Initialization and Configuration	54
6.3	Register Map	54
6.4	Register Descriptions	55
7.	Internal Memory	. 90
7.1	Block Diagram	
7.2	Functional Description	
7.2.1	SRAM Memory	
7.2.2	Flash Memory	
7.3	Initialization and Configuration	
7.3.1	Changing Flash Protection Bits	
7.3.2	Flash Programming	
7.4	Register Map	93
7.5	Register Descriptions	94
8.	General-Purpose Input/Outputs (GPIOs)	104
8.1	Block Diagram	
8.2	Functional Description	
8.2.1	Data Register Operation	
8.2.2	Data Direction	
8.2.3	Interrupt Operation	
8.2.4	Mode Control	108
8.2.5	Pad Configuration	108
8.2.6	Identification	108
8.3	Initialization and Configuration	
8.4	Register Map	110
8.5	Register Descriptions	111
9.	General-Purpose Timers	142
9.1	Block Diagram	143
9.2	Functional Description	143
9.2.1	GPTM Reset Conditions	143
9.2.2	32-Bit Timer Operating Modes	
9.2.3	16-Bit Timer Operating Modes	
9.3	Initialization and Configuration	
9.3.1	32-Bit One-Shot/Periodic Timer Mode	
9.3.2	32-Bit Real-Time Clock (RTC) Mode	
9.3.3	16-Bit One-Shot/Periodic Timer Mode	
9.3.4	16-Bit Input Edge Count Mode	
9.3.5	16-Bit Input Edge Timing Mode	
9.3.6	16-Bit PWM Mode	
9.4 9.5	Register Map Register Descriptions	
<b>10.</b>	Watchdog Timer	
10.1	Block Diagram	
10.2	Functional Description	
10.3	Initialization and Configuration	
10.4	Register Map	175

10.5	Register Descriptions	
11.	Universal Asynchronous Receivers/Transmitters (UARTs)	197
11.1	Block Diagram	
11.2	Functional Description	
11.2.1	Transmit/Receive Logic	
11.2.2	Baud-Rate Generation	
11.2.3	Data Transmission	
11.2.4	FIFO Operation	
11.2.5	Interrupts	
11.2.6	Loopback Operation	
11.3	Initialization and Configuration	
11.4	Register Map	
11.5	Register Descriptions	
12.	Synchronous Serial Interface (SSI)	233
12.1	Block Diagram	
12.2	Functional Description	
12.2.1	Bit Rate Generation	
12.2.2	FIFO Operation	
12.2.3	Interrupts	
12.2.4	Frame Formats	
12.3	Initialization and Configuration	
12.4	Register Map	
12.5	Register Descriptions	
13.	Analog Comparators	
13.1	Block Diagram	
13.2	Functional Description	
13.2.1	Internal Reference Programming	
13.3	Initialization and Configuration	
13.4	Register Map	
13.5	Register Descriptions	
14.	Pulse Width Modulator (PWM)	
14.1	Block Diagram	
14.2	Functional Description	
14.2.1	PWM Timer	
	PWM Comparators	
	PWM Signal Generator	
14.2.4		
14.2.5	I	
14.2.6		
	Fault Conditions	
14.2.8		
14.3		
	Initialization and Configuration	
14.4 14.5	Initialization and Configuration Register Map Register Descriptions	

15.	Pin Diagram	312
16.	Signal Tables	313
17.	Operating Characteristics	323
18.	Electrical Characteristics	324
18.1	DC Characteristics	324
18.1.1	Maximum Ratings	324
18.1.2	Recommended DC Operating Conditions	
18.1.3		
18.1.4	Power Specifications	
18.1.5	Flash Memory Characteristics	
18.2	AC Characteristics	
18.2.1	Load Conditions	
	Clocks	
	Analog Comparator	
18.2.4		
	JTAG and Boundary Scan	
	General-Purpose I/O	
18.2.7	Reset	333
19.	Package Information	336
_		
Apper	Idix A. Serial Flash Loader	
Apper A.1	Interfaces	
		337
A.1	Interfaces	337 337
A.1 A.1.1	Interfaces UART	337 337 337
A.1 A.1.1 A.1.2	Interfaces UART SSI	337 337 337 337
A.1 A.1.1 A.1.2 A.2	Interfaces UART SSI Packet Handling	337 337 337 337 338
A.1 A.1.1 A.1.2 A.2 A.2.1	InterfacesUART UART SSI Packet Handling Packet Format Sending Packets Receiving Packets	337 337 337 337 338 338 338
A.1 A.1.1 A.1.2 A.2 A.2.1 A.2.2	Interfaces	337 337 337 338 338 338 338 338
A.1 A.1.1 A.1.2 A.2 A.2.1 A.2.2 A.2.2 A.2.3	Interfaces	337 337 337 338 338 338 338 338 338
A.1 A.1.1 A.1.2 A.2 A.2.1 A.2.2 A.2.3 A.2.3 A.3 A.3 A.3.1 A.3.2	Interfaces	337 337 337 338 338 338 338 338 338 339 339
A.1 A.1.1 A.1.2 A.2 A.2.1 A.2.2 A.2.3 A.2.3 A.3 A.3.1 A.3.2 A.3.3	Interfaces	<ul> <li>337</li> <li>337</li> <li>337</li> <li>338</li> <li>338</li> <li>338</li> <li>338</li> <li>338</li> <li>339</li> <li>339</li> <li>339</li> <li>339</li> <li>339</li> </ul>
A.1 A.1.1 A.1.2 A.2 A.2.1 A.2.2 A.2.3 A.3 A.3.1 A.3.2 A.3.3 A.3.3 A.3.4	Interfaces	337 337 337 338 338 338 338 338 338 339 339 339 339
A.1 A.1.1 A.1.2 A.2 A.2.1 A.2.2 A.2.3 A.3 A.3 A.3.1 A.3.2 A.3.3 A.3.4 A.3.5	Interfaces	<ul> <li>337</li> <li>337</li> <li>337</li> <li>338</li> <li>338</li> <li>338</li> <li>338</li> <li>338</li> <li>339</li> <li>339</li> <li>339</li> <li>339</li> <li>340</li> </ul>
A.1 A.1.1 A.1.2 A.2 A.2.1 A.2.2 A.2.3 A.3 A.3.1 A.3.2 A.3.3 A.3.3 A.3.4	Interfaces	<ul> <li>337</li> <li>337</li> <li>337</li> <li>338</li> <li>338</li> <li>338</li> <li>338</li> <li>338</li> <li>339</li> <li>339</li> <li>339</li> <li>339</li> <li>340</li> </ul>
A.1 A.1.1 A.1.2 A.2 A.2.1 A.2.2 A.2.3 A.3 A.3.1 A.3.2 A.3.3 A.3.4 A.3.5 A.3.6 Orderi	Interfaces UART SSI Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0x20) COMMAND_GET_STATUS (0x23) COMMAND_GET_STATUS (0x23) COMMAND_DOWNLOAD (0x21) COMMAND_DOWNLOAD (0x24) COMMAND_SEND_DATA (0x24) COMMAND_RUN (0x22) COMMAND_RESET (0x25).	<ul> <li>337</li> <li>337</li> <li>337</li> <li>338</li> <li>338</li> <li>338</li> <li>338</li> <li>339</li> <li>339</li> <li>339</li> <li>340</li> <li>340</li> <li>340</li> <li>340</li> <li>341</li> </ul>
A.1 A.1.1 A.1.2 A.2 A.2.1 A.2.2 A.2.3 A.3 A.3.1 A.3.2 A.3.3 A.3.4 A.3.5 A.3.6 <b>Orderi</b> Orderin	Interfaces	337 337 337 338 338 338 338 339 339 339 339 339 340 340 340 341
A.1 A.1.1 A.1.2 A.2 A.2.1 A.2.2 A.2.3 A.3 A.3.1 A.3.2 A.3.3 A.3.4 A.3.5 A.3.6 <b>Orderi</b> Develo	Interfaces	337 337 337 338 338 338 338 339 339 339 339 339 340 340 340 341 341
A.1 A.1.1 A.1.2 A.2 A.2.1 A.2.2 A.2.3 A.3 A.3.1 A.3.2 A.3.3 A.3.4 A.3.5 A.3.6 Orderin Develop Compa	Interfaces	<ul> <li>337</li> <li>337</li> <li>337</li> <li>338</li> <li>338</li> <li>338</li> <li>338</li> <li>339</li> <li>339</li> <li>339</li> <li>340</li> <li>340</li> <li>341</li> <li>341</li> <li>341</li> <li>341</li> </ul>

# List of Figures

Figure 1-1.	Stellaris High-Level Block Diagram	23
Figure 1-2.	LM3S310 Controller System-Level Block Diagram	29
Figure 2-1.	CPU Block Diagram	31
Figure 2-2.	TPIU Block Diagram	32
Figure 5-1.	JTAG Module Block Diagram	39
Figure 5-2.	Test Access Port State Machine	42
Figure 5-3.	IDCODE Register Format	46
Figure 5-4.	BYPASS Register Format	46
Figure 5-5.	Boundary Scan Register Format	47
Figure 6-1.	External Circuitry to Extend Reset	49
Figure 6-2.	Main Clock Tree	52
Figure 7-1.	Flash Block Diagram	90
Figure 8-1.	GPIO Module Block Diagram	105
Figure 8-2.	GPIO Port Block Diagram	106
Figure 8-3.	GPIODATA Write Example	107
Figure 8-4.	GPIODATA Read Example	107
Figure 9-1.	GPTM Module Block Diagram	
Figure 9-2.	16-Bit Input Edge Count Mode Example	147
Figure 9-3.	16-Bit Input Edge Time Mode Example	
Figure 9-4.	16-Bit PWM Mode Example	
Figure 10-1.	WDT Module Block Diagram	174
Figure 11-1.	UART Module Block Diagram	198
Figure 11-2.	UART Character Frame.	199
Figure 12-1.	SSI Module Block Diagram	233
Figure 12-2.	TI Synchronous Serial Frame Format (Single Transfer)	235
Figure 12-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	236
Figure 12-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	237
Figure 12-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	237
Figure 12-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	
Figure 12-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	238
Figure 12-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	
Figure 12-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	239
Figure 12-10.	MICROWIRE Frame Format (Single Frame)	240
	MICROWIRE Frame Format (Continuous Transfer)	
	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	
Figure 13-1.	Analog Comparator Module Block Diagram	
Figure 13-2.	Structure of Comparator Unit	269
Figure 13-3.	Comparator Internal Reference Structure	270
Figure 14-1.	PWM Module Block Diagram	
Figure 14-2.	PWM Count-Down Mode	281
Figure 14-3.	PWM Count-Up/Down Mode	282
Figure 14-4.	PWM Generation Example In Count-Up/Down Mode	
Figure 14-5.	PWM Dead-Band Generator	
Figure 15-1.	Pin Connection Diagram	
Figure 18-1.	Load Conditions	327
Figure 18-2.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement	329

Figure 18-3.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	
Figure 18-4.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	
Figure 18-5.	JTAG Test Clock Input Timing	
Figure 18-6.	JTAG Test Access Port (TAP) Timing	
Figure 18-7.	JTAG TRST Timing	
Figure 18-8.	External Reset Timing (RST)	
Figure 18-9.	Power-On Reset Timing	
Figure 18-10.	Brown-Out Reset Timing	
Figure 18-11.	Software Reset Timing	
Figure 18-12.	Watchdog Reset Timing	335
Figure 18-13.	LDO Reset Timing	
Figure 19-1.	48-Pin LQFP Package	

# **List of Tables**

Table 0-1.	Documentation Conventions	16
Table 3-1.	Memory Map	33
Table 4-1.	Exception Types	35
Table 4-2.	Interrupts	
Table 5-1.	JTAG Port Pins Reset State	
Table 5-2.	JTAG Instruction Register Commands	44
Table 6-1.	System Control Register Map	54
Table 6-2.	VADJ to VOUT	67
Table 6-3.	PLL Mode Control	
Table 6-4.	Default Crystal Field Values and PLL Programming	
Table 7-1.	Flash Protection Policy Combinations	
Table 7-2.	Flash Register Map	
Table 8-1.	GPIO Pad Configuration Examples	108
Table 8-2.	GPIO Interrupt Configuration Example	109
Table 8-3.	GPIO Register Map	110
Table 9-1.	16-Bit Timer With Prescaler Configurations	146
Table 9-2.	GPTM Register Map	152
Table 10-1.	WDT Register Map	175
Table 11-1.	UART Register Map	202
Table 12-1.	SSI Register Map	
Table 13-1.	Comparator 0 Operating Modes	
Table 13-4.	Internal Reference Voltage and ACREFCTL Field Values	
Table 13-2.	Comparator 1 Operating Modes	
Table 13-3.	Comparator 2 Operating Modes	270
Table 13-5.	Analog Comparator Register Map	
Table 14-1.	PWM Register Map	
Table 14-2.	PWM Generator Action Encodings	
Table 16-1.	Signals by Pin Number	
Table 16-2.	Signals by Signal Name	
Table 16-3.	Signals by Function, Except for GPIO	
Table 16-4.	GPIO Pins and Alternate Functions	
Table 17-1.	Temperature Characteristics	
Table 17-2.	Thermal Characteristics	
Table 18-1.	Maximum Ratings	
Table 18-2.	Recommended DC Operating Conditions	
Table 18-3.	LDO Regulator Characteristics	
Table 18-4.	Power Specifications	
Table 18-5.	Flash Memory Characteristics	
Table 18-6.	Phase Locked Loop (PLL) Characteristics	327
Table 18-7.	Clock Characteristics	327
Table 18-8.	Analog Comparator Characteristics	328
Table 18-9.	Analog Comparator Voltage Reference Characteristics	
Table 18-10.	SSI Characteristics	
Table 18-11.	JTAG Characteristics	
Table 18-12.	GPIO Characteristics	
	Reset Characteristics	

# **List of Registers**

System Co	ontrol	
Register 1:	Device Identification 0 (DID0), offset 0x000	
Register 2:	Device Identification 1 (DID1), offset 0x004	57
Register 3:	Device Capabilities 0 (DC0), offset 0x008	59
Register 4:	Device Capabilities 1 (DC1), offset 0x010	60
Register 5:	Device Capabilities 2 (DC2), offset 0x014	62
Register 6:	Device Capabilities 3 (DC3), offset 0x018	63
Register 7:	Device Capabilities 4 (DC4), offset 0x01C	65
Register 8:	Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030	
Register 9:	LDO Power Control (LDOPCTL), offset 0x034	
Register 10	Software Reset Control 0 (SRCR0), offset 0x040	
Register 11	Software Reset Control 1 (SRCR1), offset 0x044	
Register 12		
Register 13		
Register 14		
Register 15	Masked Interrupt Status and Clear (MISC), offset 0x058	74
Register 16	Reset Cause (RESC), offset 0x05C	75
Register 17		
Register 18		
Register 19	Run-Mode Clock Gating Control 0 (RCGC0), offset 0x100	
Register 20		
Register 21		
Register 22	• · · · · · ·	
Register 23		
Register 24		
Register 25	• · · · · · ·	
Register 26		
Register 27		
Register 28		
Register 29		
Register 30		
	emory	
Register 1:	Flash Memory Protection Read Enable (FMPRE), offset 0x130	
Register 2:	Flash Memory Protection Program Enable (FMPPE), offset 0x134	
Register 3:	USec Reload (USECRL), offset 0x140	
Register 4:	Flash Memory Address (FMA), offset 0x000	
Register 5:	Flash Memory Data (FMD), offset 0x004	
Register 6:	Flash Memory Control (FMC), offset 0x008	
Register 7:	Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	
Register 8:	Flash Controller Interrupt Mask (FCIM), offset 0x010	
Register 9:	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	
General-P	urpose Input/Outputs (GPIOs)	
Register 1:	GPIO Data (GPIODATA), offset 0x000	
Register 2:	GPIO Direction (GPIODIR), offset 0x400	
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x404	
Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	

Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	117
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	118
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	119
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	121
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	122
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	123
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	
Register 18:	GPIO Digital Input Enable (GPIODEN), offset 0x51C	
Register 19:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	
Register 20:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	
Register 21:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	
Register 22:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	
Register 23:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	
Register 24:	GPIO Peripheral Identification 1(GPIOPeriphID1), offset 0xFE4	
Register 25:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	
Register 26:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	
Register 27:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	
Register 28:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4	
Register 29:	GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8	
Register 30:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	141
General-Pur	pose Timers	142
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	154
Register 2:	GPTM TimerA Mode (GPTMTAMR), offset 0x004	155
Register 3:	GPTM TimerB Mode (GPTMTBMR), offset 0x008	
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	
Register 9:	GPTM TimerA Interval Load (GPTMTAILR), offset 0x028	
Register 10:	GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C	
Register 11:	GPTM TimerA Match (GPTMTAMATCHR), offset 0x030	
Register 12:	GPTM TimerB Match (GPTMTBMATCHR), offset 0x034	
Register 13:	GPTM TimerA Prescale (GPTMTAPR), offset 0x038	
Register 14:	GPTM TimerB Prescale (GPTMTBPR), offset 0x03C	
Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	
Register 17:	GPTM TimerA (GPTMTAR), offset 0x048	
Register 18:	GPTM TimerB (GPTMTBR), offset 0x04C	173
Watchdog T	imer	
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	177
-		
Register 2:	Watchdog Load (WDTECAD), offset 0x000	

Register 3:	Watchdog Control (WDTCTL), offset 0x008	179
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	181
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	
Register 7:	Watchdog Lock (WDTLOCK), offset 0xC00	
Register 8:	Watchdog Test (WDTTEST), offset 0x418	184
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	185
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	186
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	187
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	188
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	189
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	190
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	191
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	192
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	193
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	194
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	195
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC	196
Universal A	synchronous Receivers/Transmitters (UARTs)	197
Register 1:	UART Data (UARTDR), offset 0x000	
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	206
Register 3:	UART Flag (UARTFR), offset 0x018	208
Register 4:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	210
Register 5:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	
Register 6:	UART Line Control (UARTLCRH), offset 0x02C	
Register 7:	UART Control (UARTCTL), offset 0x030	214
Register 8:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	215
Register 9:	UART Interrupt Mask (UARTIM), offset 0x038	216
Register 10:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	218
Register 11:	UART Masked Interrupt Status (UARTMIS), offset 0x040	219
Register 12:	UART Interrupt Clear (UARTICR), offset 0x044	220
Register 13:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	221
Register 14:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	222
Register 15:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	223
Register 16:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	224
Register 17:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	225
Register 18:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	226
Register 19:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	227
Register 20:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	228
Register 21:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	229
Register 22:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	230
Register 23:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	231
Register 24:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	232
Synchrono	us Serial Interface (SSI)	233
Register 1:	SSI Control 0 (SSICR0), offset 0x000	
Register 2:	SSI Control 1 (SSICR1), offset 0x004	
Register 3:	SSI Data (SSIDR), offset 0x008	
Register 4:	SSI Status (SSISR), offset 0x00C	250

Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	. 251
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	. 252
Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	. 253
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	. 254
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	. 255
Register 10:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	. 256
Register 11:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	
Register 12:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	. 258
Register 13:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	. 259
Register 14:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	. 260
Register 15:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	. 261
Register 16:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	. 262
Register 17:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	. 263
Register 18:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	. 264
Register 19:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	. 265
Register 20:	SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8	. 266
Register 21:	SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC	. 267
Analog Com	parators	268
Register 1:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00	
Register 2:	Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04	
Register 3:	Analog Comparator Interrupt Enable (ACINTEN), offset 0x08	
Register 4:	Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10	
Register 5:	Analog Comparator Status 0 (ACSTAT0), offset 0x20	
Register 6:	Analog Comparator Status 1 (ACSTAT1), offset 0x40	
Register 7:	Analog Comparator Status 2 (ACSTAT2), offset 0x60	
Register 8:	Analog Comparator Control 0 (ACCTL0), offset 0x24	
Register 9:	Analog Comparator Control 1 (ACCTL1), offset 0x44	
Register 10:	Analog Comparator Control 2 (ACCTL2), offset 0x64	
Pulse Width	Modulator (PWM)	280
Register 1:	PWM Master Control (PWMCTL), offset 0x000	
Register 2:	PWM Time Base Sync (PWMSYNC), offset 0x004	. 289
Register 3:	PWM Output Enable (PWMENABLE), offset 0x008	. 290
Register 4:	PWM Output Inversion (PWMINVERT), offset 0x00C	. 291
Register 5:	PWM Output Fault (PWMFAULT), offset 0x010	. 292
Register 6:	PWM Interrupt Enable (PWMINTEN), offset 0x014	. 293
Register 7:	PWM Raw Interrupt Status (PWMRIS), offset 0x018	
Register 8:	PWM Interrupt Status and Clear (PWMISC), offset 0x01C	. 295
Register 9:	PWM Status (PWMSTATUS), offset 0x020	
Register 10:	PWM0 Control (PWM0CTL), offset 0x040	
Register 11:	PWM1 Control (PWM1CTL), offset 0x080	. 297
Register 12:	PWM2 Control (PWM2CTL), offset 0x0C0	. 297
Register 13:	PWM0 Interrupt Enable (PWM0INTEN), offset 0x044	. 299
Register 14:	PWM1 Interrupt Enable (PWM1INTEN), offset 0x084	
Register 15:	PWM2 Interrupt Enable (PWM2INTEN), offset 0x0C4	
Register 16:	PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048	
Register 17:	PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088	
Register 18:	PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8	
Register 19:	PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C	
Register 20:	PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C	. 301

Register 21:	PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC	301
Register 22:	PWM0 Load (PWM0LOAD), offset 0x050	
Register 23:	PWM1 Load (PWM1LOAD), offset 0x090	
Register 24:	PWM2 Load (PWM2LOAD), offset 0x0D0	
Register 25:	PWM0 Counter (PWM0COUNT), offset 0x054	
Register 26:	PWM1 Counter (PWM1COUNT), offset 0x094	
Register 27:	PWM2 Counter (PWM2COUNT), offset 0x0D4	
Register 28:	PWM0 Compare A (PWM0CMPA), offset 0x058	
Register 29:	PWM1 Compare A (PWM1CMPA), offset 0x098	
Register 30:	PWM2 Compare A (PWM2CMPA), offset 0x0D8	
Register 31:	PWM0 Compare B (PWM0CMPB), offset 0x05C	
Register 32:	PWM1 Compare B (PWM1CMPB), offset 0x09C	
Register 33:	PWM2 Compare B (PWM2CMPB), offset 0x0DC	
Register 34:	PWM0 Generator A Control (PWM0GENA), offset 0x060	
Register 35:	PWM1 Generator A Control (PWM1GENA), offset 0x0A0	
Register 36:	PWM2 Generator A Control (PWM2GENA), offset 0x0E0	
Register 37:	PWM0 Generator B Control (PWM0GENB), offset 0x064	
Register 38:	PWM1 Generator B Control (PWM1GENB), offset 0x0A4	
Register 39:	PWM2 Generator B Control (PWM2GENB), offset 0x0E4	
Register 40:	PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068	
Register 41:	PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8	
Register 42:	PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8	
Register 43:	PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C	
Register 44:	PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC	
Register 45:	PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC	
Register 46:	PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070	
Register 47:	PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0	
Register 48:	PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0	

# **Revision History**

Date	Revision	Description	
May 2006	00	Initial public release of LM3S301, LM3S310, LM3S315, and LM3S316 data sheets.	
July 2006	01	Second release of LM3S301, LM3S310, LM3S315, and LM3S316 data sheets. Includes the following changes:	
		<ul> <li>Added initialization and configuration content into PWM, Comparators, and JTAG chapters.</li> <li>Clarified that peripheral clock must be set before enabling peripherals in "Initialization and Configuration" sections.</li> </ul>	
October 2006	02	Third release of LM3S301, LM3S310, LM3S315, and LM3S316 data sheets. Includes the following changes:	
		<ul> <li>Updated the clocking examples in the I2C chapter.</li> <li>Added Serial Flash Loader usage information.</li> <li>Added "5-V-tolerant" description for GPIOs to feature list, GPIO chapter, and Electrical chapter.</li> <li>Added maximum values for 20 MHz and 25 MHz parts to Table 9-1, "16-Bit Timer With Prescaler Configurations" in the Timers chapter.</li> <li>Made the following changes in the System Control chapter: <ul> <li>Updated field descriptions in the Run-Mode Clock Configuration (RCC) register .</li> <li>Updated the internal oscillator clock speed.</li> <li>Added the Deep-Sleep Clock Configuration (DSLPCFG) register.</li> <li>Added bus fault information to the clock gating registers.</li> </ul> </li> </ul>	

This table provides a summary of the document revisions.

## **About This Document**

This data sheet provides reference information for the LM3S310 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex<sup>™</sup>-M3 core.

## Audience

This manual is intended for system software developers, hardware designers, and application developers.

## **About This Manual**

This document is organized into sections that correspond to each major feature.

## **Related Documents**

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- CoreSight™ Design Kit Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual

The following related documents are also referenced:

IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

## **Documentation Conventions**

This document uses the conventions shown in Table 0-1.

#### Table 0-1. Documentation Conventions

Notation	Meaning			
General Register Notation				
REGISTER	APB registers are indicated in uppercase bold. For example, <b>PBORCTL</b> is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, <b>SRCRn</b> represents any (or all) of the three Software Reset Control registers: <b>SRCR0</b> , <b>SRCR1</b> , and <b>SRCR2</b> .			
bit	A single bit in a register.			
bit field	Two or more consecutive and related bits.			
offset 0x <i>nnn</i>	A hexadecimal increment to a register's address, relative to that module's base address as specified in Table 3-1, "Memory Map," on page 33.			

#### Table 0-1. Documentation Conventions

Notation	Meaning
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.
reserved	Register bits marked reserved are reserved for future use. Reserved bits return an indeterminate value, and should never be changed. Only write a reserved bit with its current value.
уу:хх	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.
RO	Software can read this field. Always write the chip reset value.
R/W	Software can read or write this field.
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.
	This register is typically used to clear the corresponding bit in an interrupt register.
WO	Only a write by software is valid; a read of the register returns no meaningful data.
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.
0	Bit cleared to 0 on chip reset.
1	Bit set to 1 on chip reset.
-	Nondeterministic.
Pin/Signal Notation	
[]	Pin alternate function; a pin defaults to the signal without the brackets.
pin	Refers to the physical connection on the package.
signal	Refers to the electrical signal encoding of a pin.

#### Table 0-1. Documentation Conventions

Notation	Meaning
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).
deassert a signal	Change the value of the signal from the logically True state to the logically False state.
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.
Numbers	
X	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF. Binary numbers are indicated with a b suffix, for example, 1011b. Decimal numbers are written without a prefix or suffix.

# **1** Architectural Overview

The Luminary Micro Stellaris<sup>™</sup> family of microcontrollers—the first ARM® Cortex<sup>™</sup>-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The LM3S310 controller in the Stellaris family offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the controller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost.

Luminary Micro offers a complete solution to get to market quickly, with a customer development board, white papers and application notes, and a strong support, sales, and distributor network.

### 1.1 **Product Features**

The LM3S310 microcontroller includes the following product features:

- 32-Bit RISC Performance
  - 32-bit ARM® Cortex<sup>™</sup>-M3 v7M architecture optimized for small-footprint embedded applications
  - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
  - 25-MHz operation
  - Hardware-division and single-cycle-multiplication
  - Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
  - 24 interrupts with eight priority levels
  - Memory protection unit (MPU) provides a privileged mode for protected operating system functionality
  - Unaligned data access, enabling data to be efficiently packed into memory
  - Atomic bit manipulation (bit-banding) delivers maximum memory utilization and streamlined peripheral control
- Internal Memory
  - 16 KB single-cycle flash
    - User-managed flash block protection on a 2-KB block basis
    - User-managed flash data programming
    - User-defined and managed flash-protection block
  - 4 KB single-cycle SRAM
- General-Purpose Timers
  - Three timers, each of which can be configured as a single 32-bit timer or as two 16-bit timers
  - 32-bit Timer modes:
    - Programmable one-shot timer
    - Programmable periodic timer
    - Real-Time Clock when using an external 32.768-KHz clock as the input

- User-enabled stalling in periodic and one-shot mode when the controller asserts the CPU Halt flag during debug
- 16-bit Timer modes:
  - General-purpose timer function with an 8-bit prescaler
  - Programmable one-shot timer
  - Programmable periodic timer
  - User-enabled stalling when the controller asserts CPU Halt flag during debug
- 16-bit Input Capture modes:
  - Input edge count capture
  - Input edge time capture
- 16-bit PWM mode:
  - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
  - 32-bit down counter with a programmable load register
  - Separate watchdog clock with an enable
  - Programmable interrupt generation logic with interrupt masking
  - Lock register protection from runaway software
  - Reset generation logic with an enable/disable
  - User-enabled stalling when the controller asserts the CPU Halt flag during debug
  - Synchronous Serial Interface (SSI)
    - Master or slave operation
    - Programmable clock bit rate and prescale
    - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
    - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
    - Programmable data frame size from 4 to 16 bits
    - Internal loopback test mode for diagnostic/debug testing
- UART
  - Two fully programmable 16C550-type UARTs
  - Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
  - Programmable baud-rate generator with fractional divider
  - Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
  - FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
  - Standard asynchronous communication bits for start, stop, and parity
  - False-start-bit detection
  - Line-break generation and detection

- Analog Comparators
  - Three independent integrated analog comparators
  - Configurable for output to drive an output pin or generate an interrupt
  - Compare external pin input to external pin input or to internal programmable voltage reference
- PWM
  - Three PWM generator blocks, *each* with one 16-bit counter, two comparators, a PWM generator, and a dead-band generator
  - One 16-bit counter
    - Runs in Down or Up/Down mode
    - Output frequency controlled by a 16-bit load value
    - Load value updates can be synchronized
    - Produces output signals at zero and load value
  - Two comparators
    - · Comparator value updates can be synchronized
    - Produces output signals on match
  - PWM generator
    - Output PWM signal is constructed based on actions taken as a result of the counter and comparator output signals
    - Produces two independent PWM signals
  - Dead-band generator
    - Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge
    - Can be bypassed, leaving input PWM signals unmodified
  - Flexible output control block with PWM output enable of each PWM signal
    - PWM output enable of each PWM signal
    - Optional output inversion of each PWM signal (polarity control)
    - Optional fault handling for each PWM signal
    - · Synchronization of timers in the PWM generator blocks
    - Synchronization of timer/comparator updates across the PWM generator blocks
    - Interrupt status summary of the PWM generator blocks
- GPIOs
  - 3 to 36 GPIOs, depending on configuration
  - 5-V-tolerant input/outputs
  - Programmable interrupt generation as either edge-triggered or level-sensitive
  - Bit masking in both read and write operations through address lines
  - Programmable control for GPIO pad configuration:
    - Weak pull-up or pull-down resistors


- 2-mA, 4-mA, and 8-mA pad drive
- Slew rate control for the 8-mA drive
- Open drain enables
- Digital input enables
- Power
  - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
  - Low-power options on controller: Sleep and Deep-sleep modes
  - Low-power options for peripherals: software controls shutdown of individual peripherals
  - User-enabled LDO unregulated voltage detection and automatic reset
  - 3.3-V supply brownout detection and reporting via interrupt or reset
- Flexible Reset Sources
  - Power-on reset (POR)
  - Reset pin assertion
  - Brown-out (BOR) detector alerts to system power drops
  - Software reset
  - Watchdog timer reset
  - Internal low drop-out (LDO) regulator output goes unregulated
- Additional Features
  - Six reset sources
  - Programmable clock source control
  - Clock gating to individual peripherals for power savings
  - IEEE 1149.1-1990 compliant Test Access Port (TAP) controller
  - Debug access via JTAG and Serial Wire interfaces
  - Full JTAG boundary scan
- Industrial-range 48-pin RoHS-compliant LQFP package

### **1.2 Target Applications**

- Factory automation and control
- Industrial control power devices
- Building and home automation
- Brushless DC and AC induction motors

## 1.3 High-Level Block Diagram





### 1.4 Functional Overview

The following sections provide an overview of the features of the LM3S310 microcontroller. The chapter number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 341.

#### 1.4.1 ARM Cortex<sup>™</sup>-M3

#### 1.4.1.1 Processor Core (Section 2 on page 30)

All members of the Stellaris product family, including the LM3S310 microcontroller, are designed around an ARM Cortex<sup>™</sup>-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

Section 2, "ARM Cortex-M3 Processor Core," on page 30 provides an overview of the ARM core; the core is detailed in the ARM® Cortex<sup>TM</sup>-M3 Technical Reference Manual.

#### 1.4.1.2 Nested Vectored Interrupt Controller (NVIC)

The LM3S310 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM Cortex-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 24 interrupts.

Section 4, "Interrupts," on page 35 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex™-M3 Technical Reference Manual*.

#### 1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S310 controller features Pulse Width Modulation (PWM) outputs.

#### 1.4.2.1 PWM

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

On the LM3S310, PWM motion control functionality can be achieved through dedicated, flexible motion control hardware (the PWM pins) or through the motion control features of the general-purpose timers (using the CCP pins).

#### PWM Pins (Section 14 on page 280)

The LM3S310 PWM module consists of three PWM generator blocks and a control block. Each PWM generator block contains one timer (16-bit down or up/down counter), two comparators, a PWM signal generator, a dead-band generator, and an interruptselector. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

Each PWM generator block produces two PWM signals that can either be independent signals or a single pair of complementary signals with dead-band delays inserted. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins.

#### CCP Pins ("16-Bit PWM Mode" on page 151)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

#### 1.4.3 Analog Peripherals

To handle analog signals, the LM3S310 controller offers three analog comparators.

#### 1.4.3.1 Analog Comparators (Section 13 on page 268)

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S310 controller provides three independent integrated analog comparators that can be configured to drive an output or generate an interrupt.

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence. The interrupt generation logic is separate.

#### 1.4.4 Serial Communications Peripherals

The LM3S310 controller supports both asynchronous and synchronous serial communications with two fully programmable 16C550-type UARTs and SSI serial communications.

#### 1.4.4.1 UART (Section 11 on page 197)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S310 controller includes two fully programmable 16C550-type UARTs that support data transfer speeds up to 460.8 Kbps. (Although similar in functionality to a 16C550 UART, it is not register compatible.)

Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

#### 1.4.4.2 SSI (Section 12 on page 233)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface.

The Stellaris SSI module provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

#### 1.4.5 System Peripherals

#### 1.4.5.1 **Programmable GPIOs (Section 8 on page 104)**

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris GPIO module is composed of five physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 3 to 36 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see Table 16-4 on page 321 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines.

#### 1.4.5.2 Three Programmable Timers (Section 9 on page 142)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris General-Purpose Timer Module (GPTM) contains three GPTM blocks. Each GPTM block provides two 16-bit timer/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

When configured in 32-bit mode, a timer can run as a one-shot timer, periodic timer, or Real-Time Clock (RTC). When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

#### 1.4.5.3 Watchdog Timer (Section 10 on page 174)

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

#### 1.4.6 Memory Peripherals

The Stellaris controllers offer both SRAM and Flash memory.

#### 1.4.6.1 SRAM (Section 7.2.1 on page 90)

The LM3S310 static random access memory (SRAM) controller supports 4 KB SRAM. The internal SRAM of the Stellaris devices is located at address 0x20000000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has

introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

#### 1.4.6.2 Flash (Section 7.2.2 on page 91)

The LM3S310 Flash controller supports 16 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

#### 1.4.7 Additional Features

#### 1.4.7.1 Memory Map (Section 3 on page 33)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S310 controller can be found on page 33. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual provides further information on the memory map.

#### 1.4.7.2 JTAG TAP Controller (Section 5 on page 38)

The Joint Test Action Group (JTAG) port provides a standardized serial interface for controlling the Test Access Port (TAP) and associated test logic. The TAP, JTAG instruction register, and JTAG data registers can be used to test the interconnects of assembled printed circuit boards, obtain manufacturing information on the components, and observe and/or control the inputs and outputs of the controller during normal operation. The JTAG port provides a high degree of testability and chip-level access at a low cost.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The LMI JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while LMI JTAG instructions select the LMI TDO outputs. The multiplexer is controlled by the LMI JTAG controller, which has comprehensive programming for the ARM, LMI, and unimplemented JTAG instructions.

#### 1.4.7.3 System Control and Clocks (Section 6 on page 48)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

#### 1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- Section 15, "Pin Diagram," on page 312
- Section 16, "Signal Tables," on page 313

- Section 17, "Operating Characteristics," on page 323
- Section 18, "Electrical Characteristics," on page 324
- Section 19, "Package Information," on page 336

## 1.5 System Block Diagram




Figure 1-2. LM3S310 Controller System-Level Block Diagram

## 2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:


- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Full-featured debug solution with a:
  - Serial Wire JTAG Debug Port (SWJ-DP)
  - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
  - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
  - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
  - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

The Stellaris family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, and building and home automation.

For more information on the ARM Cortex-M3 processor core, see the ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual. For information on SWJ-DP, see the CoreSight<sup>™</sup> Design Kit Technical Reference Manual.

## 2.1 Block Diagram





## 2.2 Functional Description

Important: The ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris implementation.

Luminary Micro has implemented the ARM Cortex-M3 core as shown in Figure 2-1. As noted in the *ARM*® *Cortex™-M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

#### 2.2.1 Serial Wire and JTAG Debug

Luminary Micro has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight<sup>™</sup>-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. This means Chapter 12, "Debug Port," of the *ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual* does not apply to Stellaris devices.

The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *CoreSight™ Design Kit Technical Reference Manual* for details on SWJ-DP.


#### 2.2.2 Embedded Trace Macrocell (ETM)

ETM was not implemented in the Stellaris devices. This means Chapters 15 and 16 of the *ARM*® *Cortex™-M3 Technical Reference Manual* can be ignored.

#### 2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris devices have implemented TPIU as shown in Figure 2-2. This is similar to the non-ETM version described in the *ARM® Cortex<sup>TM</sup>-M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.

#### Figure 2-2. TPIU Block Diagram



#### 2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*<sup>®</sup> Cortex<sup>™</sup>-M3 Technical Reference Manual.

#### 2.2.5 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S310 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

#### 2.2.6 Nested Vectored Interrupt Controller (NVIC)

#### 2.2.6.1 Interrupts

The ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual describes the maximum number of interrupts and interrupt priorities. The LM3S310 microcontroller supports 24 interrupts with eight priority levels.

#### 2.2.6.2 SysTick Calibration Value Registers

The SysTick Calibration Value register is not implemented.

# 3 Memory Map

The memory map for the LM3S310 is provided in Table 3-1. In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the *ARM® Cortex™-M3 Technical Reference Manual*.

Start	End	Description	For details on registers, see	
Memory			-	
0x00000000	0x00003FFF	On-chip flash	page 94	
0x00004000	0x1FFFFFFF	Reserved <sup>a</sup>		
0x20000000	0x20000FFF	Bit-banded on-chip SRAM	-	
0x20001000	0x200FFFFF	Reserved <sup>a</sup>	-	
0x22000000	0x2201FFFF	Bit-band alias of 0x20000000 through 0x20000FFF	-	
0x22020000	0x23FFFFFF	Reserved <sup>a</sup>	-	
FiRM Peripher	als			
0x40000000	0x40000FFF	Watchdog timer	page 176	
0x40001000	0x40003FFF	Reserved for three additional watchdog timers (per FiRM specification) <sup>a</sup>	-	
0x40004000	0x40004FFF	GPIO Port A	page 111	
0x40005000	0x40005FFF	GPIO Port B	page 111	
0x40006000	0x40006FFF	GPIO Port C	page 111	
0x40007000	0x40007FFF	GPIO Port D		
0x40008000	0x40008FFF	SSI	page 244	
0x40009000	0x4000BFFF	Reserved for three additional SSIs (per FiRM specification) <sup>a</sup>	-	
0x4000C000	0x4000CFFF	UART0	page 203	
0x4000D000	0x4000DFFF	UART1	page 203	
0x4000E000	0x4000FFFF	Reserved for two additional UARTs (per FiRM specification) <sup>a</sup>	-	
0x40010000	0x4001FFFF	Reserved for future FiRM peripherals <sup>a</sup>	-	
Peripherals	1			
0x40020000	0x40023FFF	Reserved <sup>a</sup>	-	
0x40024000	0x40024FFF	GPIO Port E	page 111	
0x40025000	0x40025FFF	Reserved <sup>a</sup>	-	

 Table 3-1.
 Memory Map (Sheet 1 of 2)

Table 3-1.	Memory Map	(Sheet 2 of 2)
------------	------------	----------------

Start	End	Description	For details on registers, see	
0x40028000	0x40028FFF	PWM	page 287	
0x40029000	0x4002BFFF	Reserved <sup>a</sup>	-	
0x4002C000	0x4002FFFF	Reserved <sup>a</sup>	-	
0x40030000	0x40030FFF	Timer0	page 153	
0x40031000	0x40031FFF	Timer1	page 153	
0x40032000	0x40032FFF	Timer2	page 153	
0x40033000	0x40037FFF	Reserved <sup>a</sup>	-	
0x40038000	0x4003BFFF	Reserved <sup>a</sup>	-	
0x4003C000	0x4003CFFF	Analog comparators	page 272	
0x4003D000	0x400FCFFF	Reserved <sup>a</sup>	-	
0x400FD000	0x400FDFFF	Flash control	page 94	
0x400FE000	0x400FFFFF	System control	page 55	
0x40100000	0x41FFFFFF	Reserved <sup>a</sup>	-	
0x42000000	0x43FFFFFF	Bit-band alias of 0x40000000 through 0x400FFFF	-	
0x44000000	0xDFFFFFFF	Reserved <sup>a</sup>	-	
Private Periphe	eral Bus			
0xE0000000	0xE0000FFF	Instrumentation Trace Macrocell (ITM)	ARM® Cortex™-M3	
0xE0001000	0xE0001FFF	Data Watchpoint and Trace (DWT)	Technical Reference Manual	
0xE0002000	0xE0002FFF	Flash Patch and Breakpoint (FPB)		
0xE0003000	0xE000DFFF	Reserved <sup>a</sup>		
0xE000E000	0xE000EFFF	Nested Vectored Interrupt Controller (NVIC)		
0xE000F000	0xE003FFFF	Reserved <sup>a</sup>		
0xE0040000	0xE0040FFF	Trace Port Interface Unit (TPIU)	-	
0xE0041000	0xE0041FFF	Reserved <sup>a</sup>	-	
0xE0042000	0xE00FFFFF	Reserved <sup>a</sup>	-	
0xE0100000	0xFFFFFFF	Reserved for vendor peripherals <sup>a</sup>	-	

a. All reserved space returns a bus fault when read or written.

## 4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 lists all the exceptions. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 24 interrupts (listed in Table 4-2). Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You can also group priorities by splitting priority levels into pre-emption priorities and subpriorities. All the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM® Cortex™-M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower the position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM® Cortex™-M3 Technical Reference Manual* for more information on exceptions and interrupts.

Exception Type	Position	Priority <sup>a</sup>	Description
-	0	-	Stack top is loaded from first entry of vector table on reset.
Reset	1	-3 (highest)	Invoked on power up and warm reset. On first instruction, drops to lowest priority (and then is called the base level of activation). This is asynchronous.
Non-Maskable Interrupt (NMI)	2	-2	Cannot be stopped or preempted by any exception but reset. This is asynchronous.
			An NMI is only producible by software, using the NVIC Interrupt Control State register.
Hard Fault	3	-1	All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous.
Memory Management	4	settable	MPU mismatch, including access violation and no match. This is synchronous.
			The priority of this exception can be changed.
Bus Fault	5	settable	Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise. You can enable or disable this fault.

 Table 4-1.
 Exception Types

Exception Type	Position	Priority <sup>a</sup>	Description
Usage Fault	6	settable	Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous.
-	7-10	-	Reserved.
SVCall	11	settable	System service call with SVC instruction. This is synchronous.
Debug Monitor	12	settable	Debug monitor (when not halting). This is synchronous, but only active when enabled. It does not activate if lower priority than the current activation.
-	13	-	Reserved.
PendSV	14	settable	Pendable request for system service. This is asynchronous and only pended by software.
SysTick	15	settable	System tick timer has fired. This is asynchronous.
Interrupts	16 and above	settable	Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 lists the interrupts on the LM3S310 controller.

 Table 4-1.
 Exception Types (Continued)

a. 0 is the default priority for all the settable priorities.

#### Table 4-2. Interrupts

Interrupt (Bit in Interrupt Registers)	Description
0	GPIO Port A
1	GPIO Port B
2	GPIO Port C
3	GPIO Port D
4	GPIO Port E
5	UART0
6	UART1
7	SSI
8	Reserved
9	PWM Fault
10	PWM Generator 0
11	PWM Generator 1
12	PWM Generator 2

Interrupt (Bit in Interrupt Registers)	Description
13	Reserved
14-17	Reserved
18	Watchdog timer
19	Timer0a
20	Timer0b
21	Timer1a
22	Timer1b
23	Timer2a
24	Timer2b
25	Analog Comparator 0
26	Analog Comparator 1
27	Analog Comparator 2
28	System Control
29	Flash Control
30	Reserved
31	Reserved

Table 4-2. Interrupts (Continued)
-----------------------------------

# 5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The LMI JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while LMI JTAG instructions select the LMI TDO outputs. The multiplexer is controlled by the LMI JTAG controller, which has comprehensive programming for the ARM, LMI, and unimplemented JTAG instructions.

The JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions:
  - BYPASS instruction
  - IDCODE instruction
  - SAMPLE/PRELOAD instruction
  - EXTEST instruction
  - INTEST instruction
- ARM additional instructions:
  - APACC instruction
  - DPACC instruction
  - ABORT instruction
- Integrated ARM Serial Wire Debug (SWD)

See the ARM® Cortex<sup>TM</sup>-M3 Technical Reference Manual for more information on the ARM JTAG controller.

# 5.1 Block Diagram




Figure 5-1. JTAG Module Block Diagram

# 5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 44 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 331 for JTAG timing diagrams.

# 5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1. Detailed information on each pin follows.

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
ТСК	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

Table 5-1.	JTAG Port Pins Reset State
------------	----------------------------

## 5.2.1.1 Test Reset Input (TRST)

The  $\overline{\text{TRST}}$  pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When  $\overline{\text{TRST}}$  is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while  $\overline{\text{TRST}}$  is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the  $\overline{\text{TRST}}$  pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

### 5.2.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

#### 5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 42.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

#### 5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.

#### 5.2.1.5 Test Data Output (TDO)


The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

## 5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 42. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.





# 5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Shift Registers" on page 42.

## 5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes requires clarification.

#### 5.2.4.1 GPIO Functionality

When the controller is reset with either a POR or  $\overline{RST}$ , the JTAG port pins default to their JTAG configurations. The default configuration includes enabling the pull-up resistors (setting **GPIOPUR** 

to 1 for PB7 and PC[3:0]) and enabling the alternate hardware function (setting **GPIOAFSEL** to 1 for PB7 and PC[3:0]) on the JTAG pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger does not have enough time to connect and halt the controller before the JTAG pin functionality switches. This locks the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality using an external trigger.

#### 5.2.4.2 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Capture IR, Exit1 IR, Update IR, Run Test Idle, Select DR, Select IR, Capture IR, Run Test Idle, Select DR, Select IR, and Test-Logic-Reset states.

Stepping through the JTAG TAP Instruction Register (IR) load sequences of the TAP state machine twice without shifting in a new instruction enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM*® *Cortex™-M3 Technical Reference Manual* and the *ARM*® *CoreSight Technical Reference Manual*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occuring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

# 5.3 Initialization and Configuration

After a Power-On-Reset or an external reset ( $\mathbb{RST}$ ), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins (PB7 and PC[3:0]) for their alternate function using the **GPIOAFSEL** register.

# 5.4 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

## 5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain with a parallel load register connected between the JTAG TDI and TDO pins. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2. A detailed explanation of each instruction, along with its associated Data Register, follows.

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO.

#### Table 5-2. JTAG Instruction Register Commands

#### 5.4.1.1 EXTEST Instruction

The EXTEST instruction does not have an associated Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows tests to be developed that drive known values out of the controller, which can be used to verify connectivity.

#### 5.4.1.2 INTEST Instruction

The INTEST instruction does not have an associated Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/ PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows

tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the  $\overline{RST}$  input pin is on the Boundary Scan Data Register chain, it is only observable.

#### 5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 46 for more information.

#### 5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 47 for more information.

#### 5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 47 for more information.

#### 5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 47 for more information.

#### 5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a power-on-reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 46 for more information.

#### 5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 46 for more information.

## 5.4.2 Data Registers


The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

#### 5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x1BA00477. This value indicates an ARM Cortex-M3, Version 1 processor. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.


#### Figure 5-3. IDCODE Register Format



#### 5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

#### Figure 5-4. BYPASS Register Format




#### 5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5. Each GPIO pin, in a counter-clockwise direction from the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These

signals are input, output, and output enable, and are arranged in that order as can be seen in the figure. In addition to the GPIO pins, the controller reset pin,  $\overline{RST}$ , is included in the chain. Because the reset pin is always an input, only the input signal is included in the Data Register chain.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

#### Figure 5-5. Boundary Scan Register Format



For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports, please refer to the Stellaris Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

#### 5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex™-M3 Technical Reference Manual.* 

#### 5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex™-M3 Technical Reference Manual.* 

#### 5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex™-M3 Technical Reference Manual.* 

# 6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

# 6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see page 48
- Local control, such as reset (see page 48), power (see page 51) and clock control (see page 51)
- System control (Run, Sleep, and Deep-Sleep modes), see page 53

#### 6.1.1 Device Identification

Seven read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, Flash size, and other features. See the **DID0**, **DID1** and **DC0-DC4** registers starting on page 56.

### 6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

#### 6.1.2.1 Reset Sources

The controller has six sources of reset:

- **1.** External reset input pin  $(\overline{RST})$  assertion, see page 48.
- 2. Power-on reset (POR), see page 49.
- 3. Internal brown-out (BOR) detector, see page 49.
- 4. Software-initiated reset (with the software reset registers), see page 50.
- 5. A watchdog timer reset condition violation, see page 50.
- 6. Internal low drop-out (LDO) regulator output, see page 51.

After a reset, the **Reset Cause (RESC)** register (see page 75) is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

**Note:** The main oscillator is used for external resets and power-on resets; the internal oscillator is used during the internal process by internal reset and clock verification circuitry.

#### 6.1.2.2 RST Pin Assertion

The external reset pin ( $\overline{RST}$ ) resets the controller. This resets the core and all the peripherals except the JTAG TAP controller (see "JTAG Interface" on page 38). The external reset sequence is as follows:

- **1.** The external reset pin (RST) is asserted and then de-asserted.
- 2. After RST is de-assserted, the main crystal oscillator must be allowed to settle and there is an internal main oscillator counter that takes from 15-30 ms to account for this. During this time, internal reset to the rest of the controller is held active.

3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.


The external reset timing is shown in Figure 18-8 on page 334.

#### 6.1.2.3 Power-On Reset (POR)

The Power-On Reset (POR) circuitry detects a rise in power-supply voltage and generates an on-chip reset pulse. To use the on-chip circuitry, the  $\overline{RST}$  input needs a pull-up resistor (1K to 10K  $\Omega$ ).

The device must be operating within the specified operating parameters at the point when the on-chip power-on reset pulse is complete. The specified operating parameters include supply voltage, frequency, temperature, and so on. If the operating conditions are not met at the point of POR end, the Stellaris controller does not operate correctly. In this case, the reset must be extended using external circuitry. The  $\overline{RST}$  input may be used with the circuit as shown in Figure 6-1.

#### Figure 6-1. External Circuitry to Extend Reset



The  $R_1$  and  $C_1$  components define the power-on delay. The  $R_2$  resistor mitigates any leakage from the  $\overline{RST}$  input. The diode discharges  $C_1$  rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- **1.** The controller waits for the later of external reset ( $\mathbb{RST}$ ) or internal POR to go inactive.
- 2. After the resets are inactive, the main crystal oscillator must be allowed to settle and there is an internal main oscillator counter that takes from 15-30 ms to account for this. During this time, internal reset to the rest of the controller is held active.
- 3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The internal POR is only active on the initial power-up of the controller. The Power-On Reset timing is shown in Figure 18-9 on page 334.

#### 6.1.2.4 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if  $V_{DD}$  drops below  $V_{BTH}$ . The circuit is provided to guard against improper operation of logic and peripherals that operate off  $V_{DD}$  and not the LDO voltage. If a brown-out condition is detected, the system may generate a controller interrupt or a system reset. The BOR circuit has a digital filter that protects against noise-related detection. This feature may be optionally enabled.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register (see page 66). The BORIOR bit in the **PBORCTL** register must be set for a brown-out to trigger a reset. The brown-out reset sequence is as follows:

- 1. When  $V_{DD}$  drops below  $V_{BTH}$ , an internal BOR condition is set.
- 2. If the BORWT bit in the **PBORCTL** register is set, the BOR condition is resampled sometime later (specified by BORTIM) to determine if the original condition was caused by noise. If the BOR condition is not met the second time, then no action is taken.
- 3. If the BOR condition exists, an internal reset is asserted.
- 4. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.
- 5. The internal  $\overline{BOR}$  signal is released after 500 µs to prevent another BOR condition from being set before software has a chance to investigate the original cause.

The internal Brown-Out Reset timing is shown in Figure 18-10 on page 334.

#### 6.1.2.5 Software Reset

Each peripheral can be reset by software. There are three registers that control this function (see the **SRCRn** registers, starting on page 68). If the bit position corresponding to a peripheral is set, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 53). Writing a bit lane with a value of 1 initiates a reset of the corresponding unit. Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software also. Setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset in initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 18-11 on page 334.

#### 6.1.2.6 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register (see page 177), and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.

3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The watchdog reset timing is shown in Figure 18-12 on page 335.

#### 6.1.2.7 Low Drop-Out

A reset can be made when the internal low drop-out (LDO) regulator output goes unregulated. This is initially disabled and may be enabled by software. LDO is controlled with the **LDO Power Control (LDOPCTL)** register (see page 67). The LDO reset sequence is as follows:

- 1. LDO goes unregulated and the LDOARST bit in the LDOARST register is set.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The LDO reset timing is shown in Figure 18-13 on page 335.

#### 6.1.3 Power Control

The LDO regulator permits the adjustment of the on-chip output voltage ( $V_{OUT}$ ). The output may be adjusted in 50 mV increments between the range of 2.25 V through 2.75 V. The adjustment is made through the VADJ field of the **LDO Power Control (LDOPCTL)** register (see page 67).

## 6.1.4 Clock Control

System control determines the clocking and control of clocks in this part.

#### 6.1.4.1 Fundamental Clock Sources

There are two fundamental clock sources for use in the device:


- The main oscillator, driven from either an external crystal or a single-ended source. As a crystal, the main oscillator source is specified to run from 1-8 MHz. However, when the crystal is being used as the PLL source, it must be from 3.579545–8.192 MHz to meet PLL requirements. As a single-ended source, the range is from DC to the specified speed of the device.
- The internal oscillator, which is an on-chip free running clock. The internal oscillator is specified to run at 12 MHz ± 50%. It can be used to clock the system, but the tolerance of frequency range must be met.

The internal system clock may be driven by either of the above two reference sources as well as the internal PLL, provided that the PLL input is connected to a clock source that meets its AC requirements.

Nearly all of the control for the clocks is provided by the **Run-Mode Clock Configuration (RCC)** register (see page 76).

Figure 6-2 shows the logic for the main clock tree. The peripheral blocks are driven by the System Clock signal and can be programmatically enabled/disabled. The PWM clock signal is a synchronous divide by of the system clock to provide the PWM circuit with more range.

## Figure 6-2. Main Clock Tree



a. These are bit fields within the Run-Mode Clock Configuration(RCC) register.

#### 6.1.4.2 PLL Frequency Configuration

The user does not have direct control over the PLL frequency, but is required to match the external crystal used to an internal PLL-Crystal table. This table is used to create the best fit for PLL parameters to the crystal chosen. Not all crystals result in the PLL operating at exactly 200 MHz, though the frequency is within  $\pm$ 1%. The result of the lookup is kept in the **XTAL to PLL Translation (PLLCTL)** register (see page 81).

Table 6-4 on page 79 describes the available crystal choices and default programming of the **PLLCTL** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration (RCC)** register (see page 76). Any time the XTAL field changes, a read of the internal table is performed to get the correct value. Table 6-4 on page 79 describes the available crystal choices and default programming values.

#### 6.1.4.3 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the **RCC** register fields as shown in Table 6-4 on page 79.

#### 6.1.4.4 PLL Operation

If the PLL configuration is changed, the PLL output is not stable for a period of time (PLL  $T_{RFADY}=0.5$  ms) and during this time, the PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the RCC register (see page 76)—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the  $T_{READY}$  requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at a 8.192-MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the  $T_{READY}$  condition is met after one of the

two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC** register is switched to use the PLL.

#### 6.1.4.5 Clock Verification Timers

There are three identical clock verification circuits that can be enabled though software. The circuit checks the faster clock by a slower clock using timers:

- The main oscillator checks the PLL.
- The main oscillator checks the internal oscillator.
- The internal oscillator divided by 64 checks the main oscillator.

If the verification timer function is enabled and a failure is detected, the main clock tree is immediately switched to a working clock and an interrupt is generated to the controller. Software can then determine the course of action to take. The actual failure indication and clock switching does not clear without a write to the **CLKVCLR** register, an external reset, or a POR reset. The clock verification timers are controlled by the PLLVER, IOSCVER, and MOSCVER bits in the **RCC** register (see page 76).

#### 6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively. The **DC1**, **DC2** and **DC4** registers act as a write mask for the **RCGCn**, **SCGCn**, and **DCGCn** registers.

In Run mode, the controller is actively executing code. In Sleep mode, the clocking of the device is unchanged but the controller no longer executes code (and is no longer clocked). In Deep-Sleep mode, the clocking of the device may change (depending on the Run mode clock configuration) and the controller no longer executes code (and is no longer clocked). An interrupt returns the device to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Each mode is described in more detail in this section.

#### 6.1.5.1 Run Mode

Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the **RCGCn** registers. The system clock can be any of the available clock sources including the PLL.

#### 6.1.5.2 Sleep Mode

In Sleep mode, the Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **SCGCn** register when Auto Clock Gating is enabled (see **RCC** register on page 76) or the **RCGCn** register when the Auto Clock Gating is disabled. The System Clock has the same source and frequency as that during Run mode.

#### 6.1.5.3 Deep-Sleep Mode

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when Auto Clock Gating is enabled (see **RCC** register) or the **RCGCn** register when the Auto Clock Gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled (see page 87). When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware powers the PLL down and overrides the SYSDIV field of the active **RCC** register to be /16 or /64 respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that were stopped during the Deep-Sleep duration.

# 6.2 Initialization and Configuration

The PLL is configured using direct register writes to the **Run-Mode Clock Configuration (RCC)** register. The steps required to successfully change the PLL-based system clock are:

- Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the RCC register. This configures the system to run off a "raw" clock source (using the main oscillator or internal oscillator) and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN and OE bits in RCC. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN and OE bits powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the **Raw Interrupt Status (RIS**) register. If the PLL doesn't lock, the configuration is invalid.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC.

Important: If the BYPASS bit is cleared before the PLL locks, it is possible to render the device unusable.

# 6.3 Register Map

Table 6-1 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400FE000.

Offset	Name	Reset	Туре	Description	See page
Device Id	entification and Ca	pabilities	•		
0x000	DID0	-	RO	Device identification 0	56
0x004	DID1	-	RO	Device identification 1	57
0x008	DC0	0x000F0007	RO	Device capabilities 0	59
0x010	DC1	0x0000007	RO	Device capabilities 1	60
0x014	DC2	0x07070013	RO	Device capabilities 2	62
0x018	DC3	0x3F007BFF	RO	Device Capabilities 3	63
0x01C	DC4	0x0000001F	RO	Device Capabilities 4	65
Local Co	ntrol		L		I
0x030	PBORCTL	0x00007FFD	R/W	Power-On and Brown-Out Reset Control	66
0x034	LDOPCTL	0x00000000	R/W	LDO Power Control	67
0x040	SRCR0	0x00000000	R/W	Software Reset Control 0	68

#### Table 6-1. System Control Register Map (Sheet 1 of 2)

Offset	Name	Reset	Туре	Description	See page
0x044	SRCR1	0x00000000	R/W	Software Reset Control 1	69
0x048	SRCR2	0x00000000	R/W	Software Reset Control 2	70
0x050	RIS	0x00000000	RO	Raw Interrupt Status	71
0x054	IMC	0x00000000	R/W	Interrupt Mask Control	72
0x058	MISC	0x00000000	R/W1C	Masked Interrupt Status and Clear	74
0x05C	RESC	-	R/W	Reset Cause	75
0x060	RCC	0x078E3AC0	R/W	Run-Mode Clock Configuration	76
0x064	PLLCFG	-	RO	XTAL to PLL translation	81
System C	Control				I
0x100	RCGC0	0x00000001	R/W	Run-Mode Clock Gating Control 0	82
0x104	RCGC1	0x00000000	R/W	Run-Mode Clock Gating Control 1	84
0x108	RCGC2	0x00000000	R/W	Run-Mode Clock Gating Control 2	86
0x110	SCGC0	0x00000001	R/W	Sleep-Mode Clock Gating Control 0	82
0x114	SCGC1	0x00000000	R/W	Sleep-Mode Clock Gating Control 1	84
0x118	SCGC2	0x00000000	R/W	Sleep-Mode Clock Gating Control 2	86
0x120	DCGC0	0x00000001	R/W	Deep-Sleep-Mode Clock Gating Control 0	82
0x124	DCGC1	0x00000000	R/W	Deep-Sleep-Mode Clock Gating Control 1	84
0x128	DCGC2	0x00000000	R/W	Deep-Sleep-Mode Clock Gating Control 2	86
0X144	DSLPCLKCFG	0x07800000	R/W	Deep-Sleep Clock Configuration	87
0x150	CLKVCLR	0x00000000	R/W	Clock verification clear	88
0x160	LDOARST	0x00000000	R/W	Allow unregulated LDO to reset the part	89

 Table 6-1.
 System Control Register Map (Sheet 2 of 2)

# 6.4 Register Descriptions

The remainder of this section lists and describes the System Control registers, in numerical order by address offset.

# Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the device.

	Device I Offset 0x00		cation 0 (	DID0)														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	reserved		VER						reserved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	I			MA	JOR		1	I	MINOR							'		
Type Reset	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO	RO -	RO -	RO -	RO -	RO -	RO -	RO -		
Bi	t/Field 31	r	Name eserved		Type RO		Reset 0		Description									
	51		0301700		RO		0		Reserved bits return an indeterminate value, and should never be changed.									
3	80:28		VER		RO		0		This field defines the version of the <b>DID0</b> register format:									
									0=Regist	ter versi	ion for t	the Stel	laris mi	crocont	rollers			
2	27:16	r	eserved		RO		0		Reserved bits return an indeterminate value, and should never be changed.									
	15:8	٦	MAJOR		RO		-		This field The majo as a lette This field	or revisi er (A for	on num first re	nber is i vision, l	ndicate B for se	d in the	part nu	ımber		
									0: Revisi	on A (in	itial de	vice)						
									1: Revision B (first revision)									
									and so o	n.								
	7:0 MINOR RO -								This field This field	•						device.		
									0: No ch	anges. I	Major r	evision	was mo	ost rece	nt upda	ate.		
									1: One interconnect change made since last major revision update.									
									2: Two in update.	iterconn	ect cha	anges m	nade sir	ice last	major re	evision		
									and so o	n.								

#### Register 2: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, and package type.

**Note:** The bit diagram indicates some values are device-specific. The table below indicates values for your part.

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	I	V	i i Er		'	]	FAM			1	1	PAR	TNO			I	
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
				rese	erved					TEMP	'	PI	KG	RoHS	QL	JAL	
/pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO -	RO -	RO -	RO 0	RO 1	RO 1	RO -	RO -	
Bit	/Field		Name		Туре		Reset		Descript	ion							
3	1:28		VER		RO		0x0		This field	d define	s the v	ersion o	f the <b>D</b>	ID1 regi	ster for	mat:	
-	-				-									icrocontr			
2	7:24		FAM		RO		0x0		Family								
This field provides the family identification of the within the Luminary Micro product portfolio.											he dev	ice					
									The 0x0 microco			s the St	ellaris f	amily of			
2	3:16	F	PARTNO	)	RO		0x12		Part Nur	mber							
									This field family.	d provid	es the	part nur	nber of	the dev	ice within the		
								-	The 0x1	2 value	indicat	es the L	M3S31	10 micro	control	ler.	
1	15:8	r	eserved		RO		0		Reserve never be			n indete	rminate	e value, a	and sh	ould	
	7:5		TEMP		RO		see table	э.	Tempera	ature Ra	ange						
									This field This field					ating of t	he dev	ice.	
									TEN	lΡ	Desc	ription					
									00	0	Com 70°C		tempei	rature ra	nge (0'	°C to	
									00	1	Indus 85°C		nperatu	ure range	e (-40°	C to	
									010-	111	Rese	erved					
	4:3		PKG		RO		0x1		This field a 48-pin				e type.	A value	of 1 ind	dicate	

Device Identification 1 (DID1)


Bit/Field	Name	Туре	Reset	Description	
2	RoHS	RO	1	RoHS-Complia	ance
				A 1 in this bit s	specifies the device is RoHS-compliant.
1:0	QUAL	RO	see table	•	ifies the qualification status of the device. coded as follows:
				QUAL	Description
				00	Engineering Sample (unqualified)
				01	Pilot Production (unqualified)
				10	Fully Qualified
				11	Reserved

#### Register 3: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Note: The bit diagram indicates the values are device-specific. The table below indicates values for your specific part.

Device Supusitives Register 6 (DS6)																
	Offset 0x0	004														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1 1		1 1	an		1	1	I		1	1	
								SR	AMSZ							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
- 1			1		1 1		1 1		1	1	1	1		1	1	
							FL	SHSZ								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Ri	t/Field		Name		Туре		Reset		Descripti	ion						
			Name		турс		Reset	1	Descripti							
2	1:16	0	RAMSZ	7	RO		0x000F	-	Indicates	tho ciz	o of the	o on chi			luo of 0	
J	1.10	0		-	ĸu		0x000		ndicates				p SRAI	vi. A va		
	. = .	_						-								
	15:0	ŀ	LSHSZ	-	RO		0x0007		Indicates 0x0007 i					memor	y. A va	lue of
											5 . 5 H L					



# Register 4: Device Capabilities 1 (DC1), offset 0x010

This register is predefined by the part and can be used to verify features.

	Device ( Offset 0x0	-	ties 1 (E	DC1)																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
	I	1			1 1	reserved						PWM		rese	rved	1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	I	MINSY	SDIV		'	rese	rved		MPU	rese	rved	PLL	WDT	SWO	SWD	JTAG				
Type Reset	RO 0	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1				
Bi	t/Field		Name		Тур	е	Rese	Reset		Description										
3	31:21	r	eserve	d	RC	)	0		Reserved bits return an indeterminate value, and should never be changed.											
	20		PWM <sup>a</sup>		RC	)	1		A 1 in this bit indicates the presence of the PWM module.											
1	19:16 reserved RO						0 Reserved bits return an indetern never be changed.						termina	minate value, and should						
1	5:12	MI	NSYSI	VIV	RC	1	0x07	7	specifie RCC re	es a 25- egister (	MHz c page 7	rdware- lock wit 6) for he DIV bit.	h a PLL ow to ch	divider	r of 8. S					
	11:8	r	eserve	d	RC	)	0			ed bits be chan		an inde	termina	te value	e, and s	should				
	7		MPU		RC		1		(MPU)	in the C U is no	Cortex-I	ether the M3 is av ble; a 1	ailable.	Å 0 in t	this bit i	Jnit Indicates				
									See the for deta			-	Techni	cal Ref	erence	Manual				
	6:5	r	eserve	d	RC	)	0			ed bits be chan		an inde	termina	te value	e, and s	should				
	4		PLL		RC	1	1			his bit i the dev		s the pi	resence	of an i	mpleme	ented				
	3		WDT <sup>a</sup>		RO	1	1		A 1 in t	his bit i	ndicate	s a wat	chdog t	imer or	the de	vice.				
	2		SWO <sup>a</sup>		RC	)	1					s the pro			ARM Se	erial Wire				
	1 SWD <sup>a</sup> RO 1 A 1 in this b Debug (SW										esence	of the A	ARM Se	erial Wire						

Bit/Field	Name	Туре	Reset	Description
0	JTAG <sup>a</sup>	RO	1	A 1 in this bit indicates the presence of a JTAG port.

a. These bits mask the Run-Mode Clock Gating Control 0 (RCGC0) register (see page 113), Sleep-Mode Clock Gating Control 0 (SCGC0) register (see page 113), and Deep-Sleep-Mode Clock Gating Control 0 (DCGC0) register (see page 113). Bits that are not noted are passed as 0.

#### Register 5: Device Capabilities 2 (DC2), offset 0x014

**Note:** The bit diagram indicates all possible features. The table below indicates values for your specific part.

This register is predefined by the part and can be used to verify features.

	Device ( Offset 0x0)	-	ities 2 (D	C2)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•	i	reserved	Î		COMP2	COMP1	COMP	0	1	reserved	l		GPTM2	GPTM1	GPTM0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'			'		reserved		•	1	•		SSI	rese	rved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 1
В	it/Field		Name		Туре		Reset		Descript	ion						
(	31:27	re	eserved		RO		0			d bits re change		indeter	minate	value,	and sho	ould
	26	C	COMP2		RO		1		A 1 in th compara	is bit inc ator 2.	licates t	the pres	ence c	of analog	g	
	25	C	COMP1		RO		1		A 1 in th compara	is bit inc ator 1.	licates t	the pres	ence c	of analog	g	
	24	C	COMP0		RO		1		A 1 in th compara	is bit inc ator 0.	licates t	the pres	ence c	of analog	g	
2	23:19	re	eserved		RO		0			d bits re e change		indeter	minate	value,	and sho	ould
	18	(	GPTM2		RO		1			is bit inc odule 2.		the pres	ence c	of Gener	ral-Purp	oose
	17	(	GPTM1		RO		1			is bit inc odule 1.		the pres	ence c	of Gener	ral-Purp	oose
	16	C	GPTM0		RO		1			is bit inc odule 0.		the pres	ence c	of Gene	ral-Purp	oose
	15:5	re	eserved		RO		0			d bits re e change		indeter	minate	value,	and sho	buld
	4		SSI		RO		1		A 1 in th	is bit inc	licates t	the pres	ence c	of the SS	SI modu	ule.
	3:2	re	eserved		RO		0			d bits re change		indeter	minate	value,	and sho	ould
	1	ι	UART1		RO		1		A 1 in th	is bit inc	licates t	the pres	ence c	of the U	ART1 m	nodule.
	0	ι	UART0		RO		1		A 1 in th	is bit inc	licates t	the pres	ence c	of the U	ART0 n	nodule.

#### Register 6: Device Capabilities 3 (DC3), offset 0x018

**Note:** The bit diagram indicates all possible features. The table below indicates values for your specific part.

This register is predefined by the part and can be used to verify features.

Device Capabilities 3 (DC3) Offset 0x018

(	Offset 0x0	18														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reser	ved	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0		I	1	rese	rved	I		1
Type Reset	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
l	reserved	C2o	C2+	C2-	C1o	C1+	C1-	C0o	C0+	C0-	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0
Type Reset	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1							
Bit	/Field		Name		Туре		Reset	[	Descripti	on						
3	1:30	r	eservec	1	RO		0		Reserve never be			indete	rminate	value,	and sh	ould
	29		CCP5		RO		1		A 1 in thi Compare			the pres	sence c	of the Ca	apture/	
	28		CCP4		RO		1		A 1 in thi Compare			the pres	sence c	of the Ca	apture/	
	27		CCP3		RO		1		A 1 in thi Compare			the pres	sence c	of the Ca	apture/	
	26		CCP2		RO		1		A 1 in thi Compare			the pres	sence c	of the Ca	apture/	
	25		CCP1		RO		1		A 1 in thi Compare			the pres	sence c	of the Ca	apture/	
	24		CCP0		RO		1		A 1 in thi Compare			the pres	sence c	of the Ca	apture/	
2	3:15	r	eserved	1	RO		0		Reserve Never be			indete	rminate	value,	and sh	ould
	14		C2o		RO		1	ŀ	A 1 in thi	s bit ind	dicates	the pres	sence c	of the C	2o pin.	
	13		C2+		RO		1	ŀ	A 1 in thi	s bit ind	dicates	the pres	sence c	of the C	2+ pin.	
	12		C2-		RO		1	ŀ	A 1 in thi	s bit ind	dicates	the pres	sence c	of the C	2- pin.	
	11		C1o		RO		1	A	A 1 in thi	s bit ind	dicates	the pres	sence c	of the C	1o pin.	
	10		C1+		RO		1	A	A 1 in thi	s bit ind	dicates	the pres	sence c	of the C	1+ pin.	
	9		C1-		RO		1	A	A 1 in thi	s bit inc	dicates	the pres	sence c	of the C	1- pin.	
	8		C0o		RO		1	ŀ	A 1 in thi	s bit ind	dicates	the pres	sence c	of the C	Do pin.	

Bit/Field	Name	Туре	Reset	Description
7	C0+	RO	1	A 1 in this bit indicates the presence of the C0+ pin.
6	C0-	RO	1	A 1 in this bit indicates the presence of the C0- pin.
5	PWM5	RO	1	A 1 in this bit indicates the presence of the PWM5 pin.
4	PWM4	RO	1	A 1 in this bit indicates the presence of the PWM4 pin.
3	PWM3	RO	1	A 1 in this bit indicates the presence of the PWM3 pin.
2	PWM2	RO	1	A 1 in this bit indicates the presence of the PWM2 pin.
1	PWM1	RO	1	A 1 in this bit indicates the presence of the PWM1 pin.
0	PWM0	RO	1	A 1 in this bit indicates the presence of the PWM0 pin.

# Register 7: Device Capabilities 4 (DC4), offset 0x01C

This register is predefined by the part and can be used to verify features.

	Device Offset 0x0	-	ties 4 (D	C4)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				I	I	ſ	I		reserved			1	1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[				I	1	reserved			1			PORTE	PORTD	PORTC	PORTB	PORTA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO
	t/Field 31:5		Name eserved		Type RO		Reset 0	F	Descripti Reserved never be	d bits re		indete	rminate	value,	and sho	ould
	4	F	PORTE		RO		1	A	A1 in thi	s bit inc	licates	the pres	sence o	f GPIO	Port E.	
	3	F	PORTD		RO		1	A	A 1 in thi	s bit inc	licates	the pres	sence o	f GPIO	Port D.	
	2	F	PORTC		RO		1	A	A 1 in thi	s bit inc	licates	the pres	sence o	f GPIO	Port C.	
	1	F	PORTB		RO		1	A	A 1 in thi	s bit inc	licates	the pres	sence o	f GPIO	Port B.	
	0	F	PORTA		RO		1	A	A 1 in thi	s bit inc	licates	the pres	sence o	f GPIO	Port A.	

### Register 8: Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030


This register is responsible for controlling reset conditions after initial power-on reset.

	Offset 0x0		nown-c	ut Kese	et Contro	I (FBC	KCIL)									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	re	eserved		'		•	'	'	1
Гуре Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							BOR	TIM	I	•	'	1	•	•	BORIOR	BORWT
lype leset	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1
Bi	t/Field		Name		Туре		Reset		Descript	ion						
3	31:16	re	eserved		RO		0		Reserve never be			n indete	rminate	value,	and sh	ould
	15:2	В	ORTIM		R/W		0x1FFF		This field delayed bit is set	before						
									The widt and the i 50%. At	nternal	oscillat	or (IOS	C) frequ	uency o	of 15 M	Hz ±
	1	В	ORIOR		R/W		0		BOR Inte	errupt o	r Reset					
									This bit of controlle	r. If set,				-		
	0	В	ORWT		R/W		1		BOR Wa	it and C	Check fo	or Noise	Э			
									This bit s assertion IOSC pe asserted BOR res assertion suppress the output enabled.	n. If BOF riods be , it sign ample i n was lil sed. If B ut and a	RWT is s efore re als a BQ is deas kely noi BORWT is	et to 1, samplir OR cond serted, t se and s 0, BOF	the cor ng the E dition in the cau the inte R asser	troller BOR ou terrupt se of th rrupt o tions do	waits Bo Itput, ar or rese ne initial r reset i o not res	DRTIM nd if t. If the is sample

Power-On and Brown-Out Reset Control (PBORCTL)

#### Register 9: LDO Power Control (LDOPCTL), offset 0x034

The VADJ field in this register adjusts the on-chip output voltage ( $V_{OUT}$ ).



### Table 6-2. VADJ to V<sub>OUT</sub>

VADJ Value	V <sub>OUT</sub> (V)	VADJ Value	V <sub>OUT</sub> (V)	VADJ Value	V <sub>OUT</sub> (V)
0x1B	2.75	0x1F	2.55	0x03	2.35
0x1C	2.70	0x00	2.50	0x04	2.30
0x1D	2.65	0x01	2.45	0x05	2.25
0x1E	2.60	0x02	2.40	0x06-0x3F	Reserved

#### Register 10: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register (see page 60).

	Software Offset 0x0		Control 0	) (SRCI	R0)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			т т	rese	rved		1 1		T	1	1	PWM		res	erved	I
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1			rese	erved		1	1	1	•	WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
	t/Field 31:21	r	Name eserved		Type RO		Reset 0		Descript Reserve never be	d bits re		indeter	rminate	value,	and she	ould
	20		PWM		R/W		0		Reset co	ntrol fo	r the P\	VM unit	s.			
	19:4	r	eserved		RO		0		Reserve never be			indetei	rminate	value,	and she	ould
	3		WDT		R/W		0		Reset co	ontrol fo	r the W	atchdog	g unit.			
	2:0	r	eserved		RO		0		Reserve never be			indetei	rminate	value,	and she	buld

October 6, 2006

#### Register 11: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the **Device Capabilities 2 (DC2)** register (see page 62).

	Software Offset 0x04		Control 1	(SRC	R1)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•		reserved		1	COMP2	COMP1	COMP	D		reserved		1	GPTM2	GPTM1	GPTM0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1 1		1 1	reserved		I	1		1	SSI	res	erved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
Bi	t/Field		Name		Туре		Reset	: 1	Descripti	on						
3	31:27	r	eserved		RO		0		Reserveo never be			indete	erminate	e value,	and sho	ould
	26	(	COMP2		R/W		0	I	Reset co	ntrol fc	or analog	comp	arator	2.		
	25	(	COMP1		R/W		0	I	Reset co	ntrol fc	or analog	comp	arator	1.		
	24	(	COMP0		R/W		0	I	Reset co	ntrol fc	or analog	comp	arator	Э.		
2	23:19	r	eserved		RO		0		Reserveo never be			indete	erminate	e value,	and sho	ould
	18	(	GPTM2		R/W		0	I	Reset co	ntrol fo	or Genera	al-Purp	pose Ti	mer moo	dule 2.	
	17	(	GPTM1		R/W		0	I	Reset co	ntrol fo	or Genera	al-Purp	pose Ti	mer moo	dule 1.	
	16	(	GPTM0		R/W		0	I	Reset co	ntrol fo	or Genera	al-Purp	oose Ti	mer moo	dule 0.	
	15:5	r	eserved		RO		0		Reserveo never be			indete	erminate	e value,	and she	ould
	4		SSI		R/W		0	I	Reset co	ntrol fo	or the SS	I units				

0 Reserved bits return an indeterminate value, and should never be changed.

UART1 R/W 0 Reset control for the UART1 module.

RO

R/W 0 Reset control for the UART0 module.

3:2

1

0

reserved

UART0

## Register 12: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the **Device Capabilities 4 (DC4)** register (see page 65).

	Softwar Offset 0x0		Control (	SRCR	2)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		1	1 1			reserved	1	I	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
reset																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						reserved						PORTE	PORTD	PORTC	PORTB	PORTA
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре		Reset		Descript	ion						
	31:5	r	eserved		RO		0		Reserve never be			n indete	rminate	value,	and sh	bluc
	4	I	PORTE		R/W		0		Reset co	ontrol fo	r GPIO	Port E.				
	3	F	PORTD		R/W		0		Reset co	ontrol fo	r GPIO	Port D.				
	2	I	PORTC		R/W		0		Reset co	ontrol fo	r GPIO	Port C.				
	1	I	PORTB		R/W		0		Reset co	ontrol fo	r GPIO	Port B.				
	0	I	PORTA		R/W		0		Reset co	ontrol fo	r GPIO	Port A.				

# Register 13: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

	Raw Inte Offset 0x0	-	status (RI	(S)												
r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								res	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	re	eserved				1	PLLLRIS	CLRIS	IOFRIS	MOFRIS	LDORIS	BORRIS	PLLFRIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit	t/Field		Name		Туре		Reset	C	Descript	ion						
:	31:7	r	eserved		RO		0	F	Reserve	d bits re	turn an	indete	rminate	value.	and sh	bluc
							-			change				,		
	6	F	LLLRIS		RO		0	F		k Raw Ir	nterrup	t Status	:			
	C						Ū			s set wh	-			imer as	serts	
												-		inter de		
	5		CLRIS		RO		0			Limit Ra		-				
								Т	his bit i	s set if t	he LDC	D's CLE	output	asserts	6.	
	4	I	IOFRIS		RO		0	l	nternal	Oscillato	or Fault	Raw Ir	nterrupt	Status		
								Т	his bit i	s set if a	an inter	nal osc	illator fa	ault is d	etected	
	3	Ν	/OFRIS		RO		0	Ν	lain ∩s	cillator F	ault Re	aw Into	rrunt St	atus		
	0	N			NO		0			s set if a			-		stad	
	2	L	DORIS		RO		0	L	DO Pov	wer Unre	egulate	d Raw	Interrup	ot Statu	S	
								Т	his bit i	s set if a	۱ LDO	/oltage	is unre	gulated	•	
	1	E	BORRIS		RO		0	E	Brown-C	out Rese	et Raw	Interrup	ot Statu	S		
								Т	his bit i	s the rav	<i>w</i> interr	upt sta	tus for a	any bro	wn-out	
										ns. If set						
										is repor he BORI						
	0	-	LLFRIS		RO		0							Ũ		
	0	P	LLLKIS		κU		0			It Raw II	-			1 / 0 4 0 17 -		:
								I	nis dit i	s set if a	a PLL fa	ault is c	letectec	i (stops	oscillat	ing).

# Register 14: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

	nterrup Offset 0x(	ot Mask ( )54	Control	(IMC)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							· ·	rese	erved					·		<b>'</b>
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				1	reserved				'	PLLLIM	CLIM	IOFIM	MOFIM	LDOIM	BORIM	PLLFIM
lype leset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit	/Field		Name		Туре		Reset	C	Descript	ion						
3	81:7	r	eserved	I	RO		0			ed bits re e change		n indete	rminate	e value,	and sh	bluc
	6	F	PLLLIM		R/W		0	F	LL Loc	k Interru	ipt Mas	sk				
								p g	romote enerate	specifies d to a co ed if PLI enerated	ontrolle	r interru	upt. If se	et, an ir	nterrupt	
	5		CLIM		R/W		0	C	Current	Limit Int	errupt l	Mask				
								p g	romote	specifies d to a co ed if CLF ed.	ontrolle	r interru	upt. If se	et, an ir	nterrupt	
	4		IOFIM		R/W		0	h	nternal	Oscillato	or Fault	Interru	pt Mas	k		
								d ir	etection nterrupt	specifies n is pror is gene is not g	noted t rated if	o a con IOFRI	troller i	nterrupt	. If set,	
	3	ſ	MOFIM		R/W		0	Ν	lain Os	cillator F	-ault In	terrupt	Mask			
								p g	romote	specifies d to a co ed if MOF ed.	ontrolle	r interru	upt. If se	et, an ir	nterrupt	is
	2		LDOIM		R/W		0	L	DO Po	wer Unr	egulate	d Interi	upt Ma	sk		
								s ir	ituation nterrupt	specifies is prom is gene is not g	oted to rated if	a cont	roller in	terrupt.	If set, a	an

Bit/Field	Name	Туре	Reset	Description
1	BORIM	R/W	0	Brown-Out Reset Interrupt Mask
				This bit specifies whether a brown-out condition is promoted to a controller interrupt. If set, an interrupt is generated if BORRIS is set; otherwise, an interrupt is not generated.
0	PLLFIM	R/W	0	PLL Fault Interrupt Mask
				This bit specifies whether a PLL fault detection is promoted to a controller interrupt. If set, an interrupt is generated if PLLFRIS is set; otherwise, an interrupt is not generated.

#### Register 15: Masked Interrupt Status and Clear (MISC), offset 0x058

Central location for system control result of RIS AND IMC to generate an interrupt to the controller. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the **RIS** register (see page 71).

	Offset 0x05		n Status i	anu C	ieai (iviis)	()												
	31	30	29	28	27	26	25		24	23	22	21	20	19	18	17	16	
[	1				i i		1	1	rese	erved	1 1		1 1		1	i	i I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	I	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9		8	7	6	5	4	3	2	1	0	
[	1				reserved			1		1	PLLLMIS	CLMIS	IOFMIS	MOFMIS	SLDOMIS	BORMIS	PLLFMIS	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	1	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	
Reset	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	
Bit	t/Field		Name		Туре		Rese	et	C	escrip	tion							
\$	31:7	re	eserved		RO		0				ed bits re e change		n indeter	minate	e value,	and sh	ould	
	6	Р	LLLMIS		R/W1C		0		PLL Lock Masked Interrupt Status									
											is set wh t is clear					serts. T	he	
	5	(	CLMIS		R/W1C		0		C	Current	Limit Ma	asked I	nterrupt	Status	;			
											is set if tl ed by wri				asserts	s. The in	iterrupt	
	4	I	OFMIS		R/W1C		0		Ir	nternal	Oscillato	or Faul	t Masked	d Interr	rupt Sta	itus		
											is set if a t is clear					letected	l. The	
	3	N	IOFMIS		R/W1C		0		Ν	lain Os	scillator F	ault N	lasked Ir	nterrup	t Status	5		
											is set if a t is clear					cted. Th	IE	
	2	L	DOMIS		R/W1C		0		L	DO Po	wer Unr	egulate	ed Maske	ed Inte	errupt S	tatus		
											is set if L by writin				ated. T	he inter	rupt is	
	1	В	ORMIS		R/W1C		0		B	Brown-C	Dut Rese	et Masl	ked Inter	rupt St	tatus			
									This bit is the masked interrupt status for any brown-out conditions. If set, a brown-out condition was detected. An interrupt is reported if the BORIM bit in the <b>IMC</b> register is set and the BORIOR bit in the <b>PBORCTL</b> register is cleared. The interrupt is cleared by writing a 1 to this bit.									
	0	Р	LLFMIS		R/W1C		0		F	LL Fau	ult Maske	ed Inte	rrupt Sta	tus				
								This bit is set if a PLL fault is detected (stops oscillating The interrupt is cleared by writing a 1 to this bit.										

Masked Interrupt Status and Clear (MISC)

#### Register 16: Reset Cause (RESC), offset 0x05C

This field specifies the cause of the reset event to software. The reset value is determined by the cause of the reset. When an external reset is the cause (EXT is set), all other reset bits are cleared. However, if the reset is due to any other cause, the remaining bits are sticky, allowing software to see all causes.

	Offset 0x(		KESC)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		1 1		1		1	i	i	i	i	i	i	
<b>T</b>	DO	DO							eserved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		reserved				1	1	LDO	SW	WDT	BOR	POR	EXT
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	-	-	-	-	-	-
Bi	t/Field		Name		Туре		Reset		Descript	on						
	31:6 reserved RO 0 Reserved bits return													value	م ام م	اما ، ، ،
	31:6		reserved		RU		0	never be		Indete	rminate	value,	and she	bula		
										onung	00.					
	5		LDO		R/W		-		When se	t to 1, L	DO po	wer OK	lost is t	he cau	se of the	e reset
									event.							
	4		SW		R/W		-		When se	et to 1. a	a softwa	are rese	et is the	cause (	of the re	eset
			•						event.							
	_															
	3		WDT		R/W		-		When se event.	et to 1, a	a watch	dog res	set is the	e cause	of the	reset
									event.							
	2		BOR		R/W		-		When se	et to 1, a	a brown	-out res	set is th	e cause	e of the	reset
									event.							
	1		POR		R/W				When set to 1, a power-on reset is the cause of the reset							rocot
	1		FUR		r./ V V		-		event.	ιυ I, č	a power	-on res		e cause		6961
	0		EXT		R/W		-		When se				et (RST	asserti	on) is th	ne
									cause of	the res	et ever	nt.				

Reset Cause (RESC)

## Register 17: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

	<b>Run-M</b> c Offset 0x0		ck Config	guration	n (RCC)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		resei	rved		ACG	1	SYS	SDIV	i	USESYSDIV	reserved	JSEPWMDIV		PWMDIV		reserved
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	R/W	R/W	R/W	R/W	RO
Reset	0	0	0	0	0	1	1	1	1	0	0	0	1	1	1	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	res	erved	PWRDN	OEN	BYPASS	PLLVER	I	1	XTAL	1	OS	CSRC	IOSCVER	MOSCVER	IOSCDIS	MOSCDIS
Туре	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO
Reset	0	0	1	1	1	0	1	0	1	1	0	0	0	0	0	0
Bit	/Field		Name		Туре		Reset		Descript	ion						
3	1:28	F	Reserved	ł	RO		0		Reserve never be			n indete	rminate	e value,	and sh	ould
	27		ACG		R/W		0		Auto Clo	ock Gati	ng					
									This bit s							

Clock Gating Control (SCGCn) registers (see page 82) and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers (see page 82) if the controller enters a Sleep or Deep-Sleep mode (respectively). If set, the SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the controller is in a sleep mode. Otherwise, the Run-Mode Clock Gating Control (RCGCn) registers (see page 82) are used when the controller enters a sleep mode.

The **RCGCn** registers are always used to control the clocks in Run mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

Bit/Field	Name	Type	Reset	Description								
DII/FIEIU	Name	Туре										
26:23	SYSDIV	R/W	0xF	System Clock	System Clock Divisor							
					ch divisor is used output (200 MHz	to generate the system clock .).						
				Binary Value	Divisor (BYPASS=1)	Frequency (BYPASS=0)						
				0000	reserved	reserved						
				0001	/2	reserved						
				0010	/3	reserved						
				0011	/4	reserved						
				0100	/5	reserved						
				0101	/6	reserved						
				0110	/7	reserved						
				0111	/8	25 MHz						
				1000	/9	22.22 MHz						
				1001	/10	20 MHz						
				1010	/11	18.18 MHz						
				1011	/12	16.67 MHz						
				1100	/13	15.38 MHz						
				1101	/14	14.29 MHz						
				1110	/15	13.33 MHz						
				1111	/16	12.5 MHz (default)						
				register (see a lower divide	page 76), the SY er was requested	Clock Configuration (RCC) SDIV value is MINSYSDIV if and the PLL is being used. divide a non-PLL source.						
22	USESYSDIV	R/W	0	Use the system clock divider as the source for the systen clock. The system clock divider is forced to be used wher the PLL is selected as the source.								
21	reserved	RO	0	Reserved bits never be cha		erminate value, and should						
20	USEPWMDIV	R/W	0	Use the PWM clock divider as the source for the PWM								

Use the PWM clock divider as the source for the PWM clock.

Bit/Field	Name	Туре	Reset	Description
19:17	PWMDIV	R/W	0x7	PWM Unit Clock Divisor
				This field specifies the binary divisor used to predivide the system clock down for use as the timing reference for the PWM module. This clock is only power 2 divide and rising edge is synchronous without phase shift from PCLK/HCLK.
				Value Divisor
				000 /2
				001 /4
				010 /8
				011 /16
				100 /32
				101 /64
				110 /64
				111 /64 (default)
16:14	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
13	PWRDN	R/W	1	PLL Power Down
				This bit connects to the PLL PWRDN input. The reset value of 1 powers down the PLL. See Table 6-4 on page 79 for PLL mode control.
12	OEN	R/W	1	PLL Output Enable
				This bit specifies whether the PLL output driver is enabled. If cleared, the driver transmits the PLL clock to the output. Otherwise, the PLL clock does not oscillate outside the PLL module.
				Note: Both PWRDN and OEN must be cleared to run the PLL.
11	BYPASS	R/W	1	PLL Bypass
				Chooses whether the system clock is derived from the PLL output or the OSC source. If set, the clock that drives the system is the OSC source. Otherwise, the clock that drives the system is the PLL output clock divided by the system divider.
10	PLLVER	R/W	0	PLL Verification
			-	This bit controls the PLL verification timer function. If set, the verification timer is enabled and an interrupt is generated if the PLL becomes inoperative. Otherwise, the verification timer is not enabled.

Bit/Field	Name	Туре	Reset	Description						
9:6	XTAL	R/W	0xB	This field specifies the crystal value attached to the main oscillator. The encoding for this field is provided in Table 6-4 on page 79.						
			Oscillator	r-Related Bits						
5:4	OSCSRC	R/W	0x0	Picks among the four input sources for the OSC. The values are:						
				Value Input Source						
				00 Main oscillator (default)						
				01 Internal oscillator						
				10 Internal oscillator / 4 (this is necessary if used as input to PLL)						
				11 reserved						
3	IOSCVER	R/W	0	This bit controls the internal oscillator verification timer function. If set, the verification timer is enabled and an interrupt is generated if the timer becomes inoperative. Otherwise, the verification timer is not enabled.						
2	MOSCVER	R/W	0	This bit controls the main oscillator verification timer function. If set, the verification timer is enabled and an interrupt is generated if the timer becomes inoperative. Otherwise, the verification timer is not enabled.						
1	IOSCDIS	R/W	0	Internal Oscillator Disable						
				0: Internal oscillator is enabled.						
				1: Internal oscillator is disabled.						
0	MOSCDIS	R/W	0	Main Oscillator Disable						
				0: Main oscillator is enabled.						
				1: Main oscillator is disabled.						

## Table 6-3. PLL Mode Control

PWRDN	OEN	Mode
1	Х	Power down
0	0	Normal

## Table 6-4. Default Crystal Field Values and PLL Programming

Crystal Number (XTAL Binary Value)	Crystal Frequency (MHz)
0000-0011	reserved
0100	3.579545 MHz
0101	3.6864 MHz

Crystal Number (XTAL Binary Value)	Crystal Frequency (MHz)
0110	4 MHz
0111	4.096 MHz
1000	4.9152 MHz
1001	5 MHz
1010	5.12 MHz
1011	6 MHz (reset value)
1100	6.144 MHz
1101	7.3728 MHz
1110	8 MHz
1111	8.192 MHz

# Table 6-4. Default Crystal Field Values and PLL Programming (Continued)

#### Register 18: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 76).

	Offset 0x0	/04														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1 1	re	served		T	1	1		I	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	D			1 1		F		I	1	T		I	R	I	1
Type Reset	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -
Bi	Bit/Field		Name Type			Reset	:	Descript	ion							
3	31:16 reserved			RO		0		Reserved bits return an indeterminate value, and should never be changed.								
1	15:14		OD		RO		-		This field	d specif	fies the	value s	upplied	to the I	PLL's C	D input.
	13:5 F RO -					This field specifies the value supplied to the PLL's F input.										
	13:5		F		RO		-		This field	d specif	fies the	value s	upplied	to the	PLL's F	input.

XTAL to PLL Translation (PLLCFG) Offset 0x064

### Register 19: Run-Mode Clock Gating Control 0 (RCGC0), offset 0x100

#### Register 20: Sleep-Mode Clock Gating Control 0 (SCGC0), offset 0x110

#### Register 21: Deep-Sleep-Mode Clock Gating Control 0 (DCGC0), offset 0x120

These registers control the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts.

**RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration** (**RCC**) register (see page 76) specifies that the system uses sleep modes.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	T		1 1			reserved			1		reserved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
[	ľ		1 1			rese	rved		1			1	WDT	SWO	SWD	JTAG			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 1			
Bit	t/Field Name Type Rese							et	Description										
3	31:21 reserved			ł	RO	O 0			Reserved bits return an indeterminate value, and should never be changed.										
	20 PWM			R/W 0			set, the	unit rea	ceives	lock gat a clock a disable	and fun								
	19:4	9:4 reserved		ł	RO		0		Reserved bits return an indeterminate value, and should never be changed.										
	3 WDT			R/W	I	0		This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. <sup>a</sup>											
	2 SWO		R/W	1	0			This bit controls the clock gating for the SWO m set, the unit receives a clock and functions. Othe unit is unclocked and disabled. <sup>a</sup>											

Run-Mode, Sleep-Mode and Deep-Sleep-Mode Clock Gating Control 0 (RCGC0, SCGC0, and DCGC0) Offset 0x100, 0x110, 0x120

Bit/Field	Name	Туре	Reset	Description
1	SWD	R/W	0	This bit controls the clock gating for the SWD module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. <sup>a</sup>
0	JTAG	R/W	1	This bit controls the clock gating for the JTAG module. The reset state for this bit is 1. At reset, the unit receives a clock and functions. Setting this bit to 0 leaves the unit unclocked and disabled. <sup>a</sup>

a. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

## Register 22: Run-Mode Clock Gating Control 1 (RCGC1), offset 0x104

#### Register 23: Sleep-Mode Clock Gating Control 1 (SCGC1), offset 0x114

#### Register 24: Deep-Sleep-Mode Clock Gating Control 1 (DCGC1), offset 0x124

These registers control the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts.

**RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration** (**RCC**) register (see page 76) specifies that the system uses sleep modes.

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'		reserved			COMP2	COMP1	COMP	D		reserved	1		GPTM2	GPTM1	GPTM0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	1					reserved			1			SSI	rese	rved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
	-		-		-		-	-		-	-	-		-	-	
Bit	/Field		Name		Туре		Reset	l	Descripti	on						
3	1:27	r	reserved		RO		0		Reserve never be			indeter	minate	value,	and sho	ould
	26	I	COMP2		R/W		0	This bit controls the clock gating for the Comparator 2 module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. <sup>a</sup>								
	25		COMP1		R/W		0	I	This bit o module. Otherwis	lf set, th	ne unit r	eceives	a cloc	k and fu	unction	
	24		COMP0		R/W		0	I	This bit o module. Otherwis	lf set, th	ne unit r	eceives	a cloc	k and fu	unction	
2	3:19	r	reserved		RO		0		Reserve never be			indeter	minate	value,	and sho	ould
	18		GPTM2		R/W		0		This bit c Timer 2 r functions	nodule.	If set, t	he unit	receive	es a clo	ck and	

Run-Mode, Sleep-Mode, and Deep-Sleep-Mode Clock Gating Control 1 (RCGC1, SCGC1, and DCGC1) Offset 0x104, 0x114, and 0x124

Bit/Field	Name	Туре	Reset	Description
17	GPTM1	R/W	0	This bit controls the clock gating for the General Purpose Timer 1 module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. <sup>a</sup>
16	GPTM0	R/W	0	This bit controls the clock gating for the General Purpose Timer 0 module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. <sup>a</sup>
15:5	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
4	SSI	R/W	0	This bit controls the clock gating for the SSI module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. <sup>a</sup>
3:2	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
1	UART1	R/W	0	This bit controls the clock gating for the UART1 module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. <sup>a</sup>
0	UART0	R/W	0	This bit controls the clock gating for the UART0 module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. <sup>a</sup>

a. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

### Register 25: Run-Mode Clock Gating Control 2 (RCGC2), offset 0x108

#### Register 26: Sleep-Mode Clock Gating Control 2 (SCGC2), offset 0x118

#### Register 27: Deep-Sleep-Mode Clock Gating Control 2 (DCGC2), offset 0x128

These registers control the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts.

**RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration** (**RCC**) register (see page 76) specifies that the system uses sleep modes.

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	T		T T		1 1				reserved			1	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
l						reserved						PORTE	PORTD	PORTC	PORTB	PORTA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit	t/Field		Name		Туре		Reset		Descriptio	on						
:	31:5	reserved RO 0 Reserved bits return an indeterminate valu never be changed.												value,	and she	ould
	4		PORTE		R/W		0	This bit controls the clock gating for the GPIO Port E module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. <sup>a</sup>								
	3		PORTD		R/W		0		This bit c module. I Otherwis	lf set, th	ne unit	receive	s a cloc	k and fu	unction	
	2		PORTC		R/W		0		This bit c module. I Otherwis	lf set, th	ne unit	receive	s a cloc	k and fu	unction	
	1		PORTB		R/W		0	This bit controls the clock gating for the GPIO Port B module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. <sup>a</sup>								
	0	· · · · ·														

Run-Mode, Sleep-Mode, and Deep-Sleep-Mode Clock Gating Control 2 (RCGC2, SCGC2, and DCGC2) Offset 0x108, 0x118, and 0x128

a. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

#### Register 28: Deep-Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register is used to automatically switch from the main oscillator to the internal oscillator when entering Deep-Sleep mode. The system clock source is the main oscillator by default. When this register is set, the internal oscillator is powered up and the main oscillator is powered down. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode.

	Offset 0x1	44														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					1	1	1	1	1		1	1	1	1	1	1
									reserved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		i i		1	1	1	i –	1	1	1	1	1	1	1	
								res	erved							IOSC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	Bit/Field Name Type Res							: 1	Descripti	on						
:	31:1	R	eserved	I	RO		0		Reserve never be			indete	erminate	e value,	and sh	ould
0 IOSC					R/W	1	0	l i r	This field Deep-Sle nternal d mode. O system d	eep mo oscillato therwis	de is ru or to be se, the n	nning. the clo	When s ck sour	et, this ce durir	field for ng Deep	ces the o-Sleep

Deep-Sleep Clock Configuration (DSLPCLKCFG)

#### Register 29: Clock Verification Clear (CLKVCLR), offset 0x150

This register is provided as a means of clearing the clock verification circuits by software. Since the clock verification circuits force a known good clock to control the process, the controller is allowed the opportunity to solve the problem and clear the verification fault. This register clears all clock verification faults. To clear a clock verification fault, the VERCLR bit must be set and then cleared by software. This bit is not self-clearing.

	cioen v	ermean	ion cica	(CDIL)	, CLI()											
(	Offset 0x1	50														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	l						1		reserved		1	1	1		I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1				1 1	rese	rved		1	T	•	I	I	VERCLR
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	Bit/Field Name				Туре		Reset	D	escripti	on						
3	31:1 Reserved			k	RO		0		eserveo ever be			n indete	rminate	value,	and sh	ould
	0	V	ERCLR	ł	R/W		0	С	lear clo	ck verif	fication	faults.				

Clock Verification Clear (CLKVCLR)

#### Register 30: Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160

This register is provided as a means of allowing the LDO to reset the part if the voltage goes unregulated. Use this register to choose whether to automatically reset the part if the LDO goes unregulated, based on the design tolerance for LDO fluctuation.

Allow Unregulated LDO to Reset the Part (LDOARST) Offset 0x160


	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1								reserved		1	•		•		<u>'</u>
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		т т т		т т			res	erved		I	1		1	1	LDOARST
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре		Reset	[	Descripti	on						
31:1 Reserved			I	RO		0		Reserveo never be			indete	rminate	value,	and sh	ould	
	0	LI	DOARS	Г	R/W		0	5	Set to 1 t	o allow	/ unregu	ulated L	DO out	put to r	eset th	e part.

# 7 Internal Memory

The LM3S310 microcontroller comes with 4 KB of bit-banded SRAM and 16 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

# 7.1 Block Diagram

## Figure 7-1. Flash Block Diagram



# 7.2 Functional Description

This section describes the functionality of both memories.

# 7.2.1 SRAM Memory

The internal SRAM of the Stellaris devices is located at address 0x20000000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset \* 32) + (bit number \* 4)

For example, if bit 3 at address 0x20001000 is to be modified, the bit-band alias is calculated as:

0x22000000 + (0x1000 \* 32) + (3 \* 4) = 0x2202000C

With the alias address calculated, an instruction performing a read/write to address 0x2202000C allows direct access to only bit 3 of the byte at address 0x20001000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual.

#### 7.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

#### 7.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register (see page 96).

On reset, **USECRL** is loaded with a value that configures the flash timing so that it works with the selected crystal value. If software changes the system operating frequency, the new operating frequency must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 must be written to the **USECRL** register.

#### 7.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in two 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPE** and **FMPRE** registers (see page 95).

- Flash Memory Protection Program Enable (FMPPE): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPRE): If set, the block may be executed or read by software or debuggers. If cleared, the block may only be executed. The contents of the memory block are prohibited from being accessed as data and traversing the DCode bus.

The policies may be combined as shown in Table 7-1.

FMPPE	FMPRE	Protection
0	0	Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code.
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0	1	Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

 Table 7-1.
 Flash Protection Policy Combinations

An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt may be optionally generated (by setting the AMASK bit in the **FIM** register) to alert software developers of poorly behaving software during the development and debug phases.

An access that attempts to read an RE-protected block is prohibited. Such accesses return data filled with all 0s. A controller interrupt may be optionally generated to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPRE** and **FMPPE** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence.

#### 7.2.2.3 Flash Memory Programming

Writing the flash memory requires that the code be executed out of SRAM to avoid corrupting or interrupting the bus timing. Flash pages can be erased on a page basis (1 KB in size), or by performing a mass erase of the entire flash.

All erase and program operations are performed using the Flash Memory Address (FMA), Flash Memory Data (FMD) and Flash Memory Control (FMC) registers. See section 7.3 for examples.

# 7.3 Initialization and Configuration

This section shows examples for using the flash controller to perform various operations on the contents of the flash memory.

# 7.3.1 Changing Flash Protection Bits

As discussed in Section 7.2.2.2, changes to the protection bits must be committed before they take effect. The sequence to change and commit a bit in software is as follows:

- 1. The Flash Memory Protection Read Enable (FMPRE) and Flash Memory Protection Program Enable (FMPPE) registers are written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The Flash Memory Address (FMA) register (see page 97) bit 0 is set to 1 if the FMPPE register is to be committed; otherwise, a 0 commits the FMPRE register.
- 3. The Flash Memory Control (FMC) register (see page 99) is written with the COMT bit set. This initiates a write sequence and commits the changes.

# 7.3.2 Flash Programming

The Stellaris devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD** and **FMC**.

#### The flash is programmed using the following sequence:

- 1. Write source data to the **FMD** register.
- 2. Write the target address to the **FMA** register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA4420001) to the FMC register.
- 4. Poll the **FMC** register until the WRITE bit is cleared.

#### To perform an erase of a 1-KB page:

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA4420002) to the FMC register.
- 3. Poll the FMC register until the ERASE bit is cleared.

#### To perform a mass erase of the flash:

- 1. Write the flash write key and the MERASE bit (a value of 0xA4420004) to the **FMC** register.
- 2. Poll the FMC register until the MERASE bit is cleared.

# 7.4 Register Map

Table 7-2 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address, relative to the Flash control base address of 0x400FD000, except for **FMPRE** and **FMPPE**, which are relative to the System Control base address of 0x400FE000.

Offset	Name	Reset	Туре	Description	See page
0x130 <sup>a</sup>	FMPRE	0x000000FF	R/W0	Flash memory read protect	95
0x134 <sup>a</sup>	FMPPE	0x000000FF	R/W0	Flash memory program protect	95
0X140 <sup>a</sup>	USECRL	0x00000018	R/W	USec reload	96
0x000	FMA	0x00000000	R/W	Flash memory address	97
0x004	FMD	0x00000000	R/W	Flash memory data	98
0x008	FMC	0x00000000	R/W	Flash memory control	99
0x00C	FCRIS	0x00000000	RO	Flash controller raw interrupt status	101
0x010	FCIM	0x00000000	R/W	Flash controller interrupt mask	102
0x014	FCMISC	0x00000000	R/W1C	Flash controller masked interrupt status and clear	103

#### Table 7-2. Flash Register Map

a. Relative to System Control base address of 0x400FE000.

# 7.5 Register Descriptions

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset.

#### Register 1: Flash Memory Protection Read Enable (FMPRE), offset 0x130

#### Register 2: Flash Memory Protection Program Enable (FMPPE), offset 0x134

Note: Offset is relative to System Control base address of 0x400FE000

These registers store the read-only (**FMPRE**) and execute-only (**FMPPE**) protection bits for each 2 KB flash block. This register is loaded during the power-on reset sequence.

The factory settings for the **FMPRE** and **FMPPE** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1).

The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence.

For additional information, see "Flash Memory Protection" on page 91.

	011001 0111	, o una o.														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	l		1 1	I				rese	rved					I	I	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Í		i i	reser	ved			i	Block7	Block6	Block5	Block4	Block3	Block2	Block1	Block0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W0 1	R/W0 1	R/W0 1	R/W0 1	R/W0 1	R/W0 1	R/W0 1	R/W0 1
Bi	t/Field		Name		Туре	)	F	Reset	D	escripti	on					
:	31:8	r	reserved		RO			0		eserveo nould no				rminate	value,	and
	7:0		Block7- Block0		R/W	D		1	(F re	nable 2 F <b>MPPE</b> egister). Table 7	registe The po	r), or ex plicies n	ecuted	or read	d (FMPI	RE

Flash Memory Protection Read Enable and Program Enable (FMPRE and FMPPE) Offset 0x130 and 0x134 \_\_\_\_\_

#### Register 3: USec Reload (USECRL), offset 0x140

Note: Offset is relative to System Control base address of 0x400FE000

This register is provided as a means of creating a 1 µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

	Usec Re	eload (U	JSECRL)	)												
	Offset 0x1	140														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1	1			1 1		1			1			1	1
									reserved							
Type Reset	RO 0	RO	RO	RO	RO 0	RO	RO 0	RO	RO	RO	RO	RO 0	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1			1	т т			I	I	1	1	1	1	
				reserved								USE				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W	R/W 1	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bi	t/Field		Name		Туре		Reset	I	Descripti	on						
									•							
:	31:8	I	reserved		RO		0		Reserve	d bits re	eturn ar	n indete	rminate	value,	and sh	ould
								I	never be	change	ed.					
										Ũ						
	7:0		USEC		R/W		0x16		MHz -1 c	of the co	ontrolle	r clock v	when th	e flash	is bein	a
									erased o						,	5
									USEC sho				4 MHz)	whene	ver the	flash is
								I	being era	ased or	progra	mmed.				

October 6, 2006

#### Register 4: Flash Memory Address (FMA), offset 0x000


During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

'	Offset 0x0	00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	i		i i		1 1		i i		i		i	1	1		i i	
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved OFFSET											•		·	•		
Туре	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit			Name		Туре		Reset	Des	cription							
3	31:14	r	eserved		RO		0x0		erved b er be ch			ndeterm	iinate va	alue, an	d shoul	d
	13:0	C	OFFSET		R/W		0x0	Add	lress off	set in f	lash wh	nere ope	eration i	s perfo	rmed.	

Flash Memory Address (FMA) Offset 0x000

#### Register 5: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.



#### Register 6: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 97). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 98) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

	Offset 0x00	-	Control (	FMC)															
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	•				•			WR	KEY	•		•	•	•	•	'			
ype eset	WO 0	WO WO 0 0		WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	ſ		1 1		1	reserved			T			1	COMT	MERASE	ERASE	WRIT			
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0			
Bit	/Field		Name		Type Res			et Description											
3	1:16	١	NRKEY		WO		0x0	ir b F	This field contains a write key, which is used to minimize the incidence of accidental flash writes. The value 0xA442 must be written into this field for a write to occur. Writes to the <b>FMC</b> register without this WRKEY value are ignored. A read of this field returns the value 0.										
1	5:4 reserved				RO		0		Reserved bits return an indeterminate value, and should never be changed.										
	3	COMT			R/W		0			• •	•			nvolatile f this bit.	-	je. A			
								If read, the state of the previous commit access is provided in the previous commit access is complete, a 0 is return otherwise, if the commit access is not complete, a 1 is returned.											
								Т	his can	take up	to 50	µs.							
	2	Ν	IERASE		R/W		0	Ν	lass era	ase flas	n memo	ory							
														y of the the state					
								р 0	If read, the state of the previous mass erase access is provided. If the previous mass erase access is complete, a 0 is returned; otherwise, if the previous mass erase access is not complete, a 1 is returned.										
								Т	his can	take up	o to 250	) ms.							

Bit/Field	Name	Туре	Reset	Description
1	ERASE	R/W	0	Erase a page of flash memory
				If this bit is set, the page of flash main memory as specified by the contents of <b>FMA</b> is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
0	WRITE	R/W	0	Write a word into flash memory
				If this bit is set, the data stored in <b>FMD</b> is written into the location as specified by the contents of <b>FMA</b> . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.
				This can take up to 50 μs.

#### Register 7: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

	Offset 0x0	00C																	
	31	30	29	28	27		26	25	24	23	22	21	20	19	18	17	16		
		1	1	1	1	1	1		1	1	1	i	1	1	1	1	1		
									rese	erved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reset	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11		10	9	8	7	6	5	4	3	2	1	0		
			1	•	1				reserved	1	'	•	1	1	1	PRIS	ARIS		
Туре	RO	RO	RO	RO	RO	1	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0		
Bit/Field Name 31:2 reserved					Tyr R(			Rese 0	F	Description Reserved bits return an indeterminate value, and shoun never be changed.									
											5								
	1		PRIS		RO			0	F	rogram	nming R	aw Inte	errupt S	Status					
						c tł c tł	ycle. If ne prog ycles a	indicates set, the rammin re eithei <b>h Memo</b> ).	progra g cycle r write	imming has no or eras	g cycle o ot comp se action	complete oleted. F	ed; if cle Program rated th	eared, ming rough					
	0		ARIS		R	C		0	А	ccess	Raw Inte	errupt \$	Status						
									s p E	This bit indicates if the flash was improperly accessed. If set, the program tried to access the flash counter to the policy as set in the <b>Flash Memory Protection Read</b> <b>Enable (FMPRE)</b> and <b>Flash Memory Protection Program</b> <b>Enable (FMPPE)</b> registers (see page 95). Otherwise, no access has tried to improperly access the flash.									

Flash Controller Raw Interrupt Status (FCRIS)

# Register 8: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

	Flash Co Offset 0x01		r Interruj	pt Mask	x (FCIM)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
							1 1	reserved										
Type Reset	RO 0	RO RO 0 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO RO 0 0		RO 0	RO 0		
	15		14 13		11	10	9	8	7	6	5	4	3	2	1	0		
	-				1 1		1 1	eserved	1	T	1	1		I	PMASK	AMASK		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0		
Bit/Field 31:2 1		Name reserved PMASK			Type RO R/W	Reset 0 0	R n	ever be		ed.	n indeter Mask	minate	value,	and sh	ould			
		·	W/ Or				Ū	T ir p c	his bit o iterrupt rogram ontrolle	controls status ming-ge r. Other	the rep to the c enerate wise, ir	oorting c ontroller d interru nterrupts ontroller.	r. If set, upt is p s are re	a romote	d to the			
0		ŀ	AMASK		R/W	R/W 0			Access Interrupt Mask This bit controls the reporting of the access raw interrupt status to the controller. If set, an access-generated interrupt is promoted to the controller. Otherwise, interrupts are recorded but suppressed from the controller.									

#### Register 9: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

	Offset 0x	014																					
	31	30		29		28	2	7	26	25		24	23	22	:	21	20		19		18	17	16
		1	1		1		1	1		1	1		i –	1	1		1	1		1		i –	i i
												rese	erved										
Туре	RO	RO		RO		RO		0	RO	RC	)	RO	RO	RO		RO	RO		RO		RO	RO	RO
Reset	0	0		0		0	(	)	0	0		0	0	0		0	0		0		0	0	0
	15	14		13		12	1	1	10	9		8	7	6		5	4		3		2	1	0
		1	1		1		1	1			1		1	1	1		1					DUGG	11000
											r	eserved										PMISC	AMISC
Туре	RO	RO		RO		RO		0	RO	RC	)	RO	RO	RO		RO	RO		RO		RO	R/W1C	R/W1C
Reset	0	0		0		0	(	)	0	0		0	0	0		0	0		0		0	0	0
D:	/=:-!-!						т			<b>D</b> -	4	-		· · · ·									
BI	t/Field		IN	ame			13	/pe		Re	set	L	escript	tion									
	24.0				.1		-	~		_		-											
	31:2		res	erve	a		F	20		C	)					n ai	n inde	tern	ninat	e va	aiue,	and sh	buid
												n	ever be	e chang	ged.								
																			_				
	1		PMISC				R/\	V1C		C	)	F	rogram	nming I	Mask	ed	Interr	upt	Statu	is a	nd C	lear	
												т	his hit	indicat	es w	hetl	her an	inte	errur	nt w	as si	gnaled	
																						d was n	ot
																		-	-	-		e pris	
														•		•	e page	e 10	01) IS	ais	o cie	ared wh	ien the
												F	MISC	bit is cle	eared	d.							
	_									_							-			<b>.</b>			
	0		AN	MISC	;		R/\	V1C		C	)	Α	ccess	Maske	d Inte	erru	upt Sta	itus	and	Cle	ar		
												т	his bit	indicat	es w	hetl	her an	inte	errur	ot w	as si	analed	
																						and wa	s not
																						e ARIS	
																		-	-	-			
														•	ister	is a	USO CI	eare	ea wi	nen	ine .	AMISC	JILIS
												С	leared.										

Flash Controller Masked Interrupt Status and Clear (FCMISC)

# 8 General-Purpose Input/Outputs (GPIOs)


The GPIO module is composed of five physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, and Port E). The GPIO module is FiRM-compliant and supports 3 to 36 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- Programmable control for GPIO interrupts:
  - Interrupt generation masking
  - Edge-triggered on rising, falling, or both
  - Level-sensitive on High or Low values
- 5-V-tolerant input/outputs
- Bit masking in both read and write operations through address lines
- Programmable control for GPIO pad configuration:
  - Weak pull-up or pull-down resistors
  - 2-mA, 4-mA, and 8-mA pad drive
  - Slew rate control for the 8-mA drive
  - Open drain enables
  - Digital input enables

# 8.1 Block Diagram






# 8.2 Functional Description

Important: All GPIO pins are inputs by default (**GPIODIR=0** and **GPIOAFSEL=0**), with the exception of the five JTAG pins (PB7 and PC[3:0]. The JTAG pins default to their JTAG functionality (**GPIOAFSEL=1**). Asserting a Power-On-Reset (POR) or an external reset (RST) puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 8-2). The LM3S310 microcontroller contains five ports and thus five of these physical GPIO blocks.



#### Figure 8-2. GPIO Port Block Diagram


# 8.2.1 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 112) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 8-3, where u is data unchanged by the write.

## Figure 8-3. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 8-4.

#### Figure 8-4. GPIODATA Read Example



## 8.2.2 Data Direction

The **GPIO Direction (GPIODIR)** register (see page 113) is used to configure each individual pin as an input or output.

#### 8.2.3 Interrupt Operation

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- **GPIO Interrupt Sense (GPIOIS)** register (see page 114)
- GPIO Interrupt Both Edges (GPIOIBE) register (see page 115)
- **GPIO Interrupt Event (GPIOIEV)** register (see page 116)

Interrupts are enabled/disabled via the **GPIO Interrupt Mask (GPIOIM)** register (see page 117). When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see pages 118 and 119). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

Interrupts are cleared by writing a 1 to the **GPIO Interrupt Clear (GPIOICR)** register (see page 120).

When programming interrupts, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

## 8.2.4 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 121), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

## 8.2.5 Pad Configuration

The pad configuration registers allow for GPIO pad configuration by software based on the application requirements. The pad configuration registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIODR8**, **GPIODR**, **GPIOPUR**, **GPIOPUR**, **GPIOSLR**, and **GPIODEN** registers.

## 8.2.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

# 8.3 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting PORTA, PORTB, PORTC, PORTD, and PORTE in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) default to general-purpose input mode (**GPIODIR** and **GPIOAFSEL** both set to 0). Table 8-1 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 8-2 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

		Register Bit Value <sup>a</sup>												
Configuration	GPIOAFSEL	GPIODIR	GPIOODR	GPIODEN	GPIOPUR	GPIOPDR	GPIODR2R	GPIODR4R	<b>GPIODR8R</b>	GPIOSLR				
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	Х	Х				
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?				
Open Drain Input (GPIO)	0	0	1	1	Х	Х	Х	Х	Х	Х				
Open Drain Output (GPIO)	0	1	1	1	Х	Х	?	?	?	?				
Digital Input (Timer CCP)	1	Х	0	1	?	?	Х	Х	Х	Х				
Digital Output (PWM)	1	Х	0	1	?	?	?	?	?	?				
Digital Output (Timer PWM)	1	Х	0	1	?	?	?	?	?	?				

Table 8-1.	<b>GPIO Pad Configuration Examples</b>
------------	--

				Re	gister	Bit Valu	ie <sup>a</sup>			
Configuration	GPIOAFSEL	GPIODIR	GPIOODR	GPIODEN	GPIOPUR	GPIOPDR	GPIODR2R	GPIODR4R	<b>GPIODR8R</b>	GPIOSLR
Digital Input/Output (SSI)	1	Х	0	1	?	?	?	?	?	?
Digital Input/Output (UART)	1	Х	0	1	?	?	?	?	?	?
Analog Input (Comparator)	0	0	0	0	0	0	Х	Х	Х	Х
Digital Output (Comparator)	1	Х	0	1	?	?	?	?	?	?

### Table 8-1. GPIO Pad Configuration Examples (Continued)

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

#### Table 8-2. GPIO Interrupt Configuration Example

Register	Desired Interrupt				Pin 2 Bi	t Value <sup>a</sup>			
Register	Event Trigger	7	6	5	4	3	2	1	0
GPIOIS	0=edge 1=level	Х	х	Х	Х	Х	0	Х	х
GPIOIBE	0=single edge 1=both edges	Х	Х	Х	Х	Х	0	Х	Х
GPIOIEV	0=Low level, or negative edge 1=High level, or positive edge	Х	Х	Х	Х	Х	1	Х	х
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0

a. X=Ignored (don't care bit)

## 8.4 Register Map

Table 8-2 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A: 0x40004000
- GPIO Port B: 0x40005000
- GPIO Port C: 0x40006000
- GPIO Port D: 0x40007000
- GPIO Port E: 0x40024000

Important: The GPIO registers in this chapter are duplicated in each GPIO block, however, depending on the block, all eight bits may not be connected to a GPIO pad (see Figure 8-1 on page 105). In those cases, writing to those unconnected bits has no effect and reading those unconnected bits returns no meaningful data.

Offset	Name	Reset	Туре	Description	See page
0x000	GPIODATA	0x00000000	R/W	Data	112
0x400	GPIODIR	0x00000000	R/W	Data direction	113
0x404	GPIOIS	0x00000000	R/W	Interrupt sense	114
0x408	GPIOIBE	0x00000000	R/W	Interrupt both edges	115
0x40C	GPIOIEV	0x00000000	R/W	Interrupt event	116
0x410	GPIOIM	0x00000000	R/W	Interrupt mask enable	117
0x414	GPIORIS	0x00000000	RO	Raw interrupt status	118
0x418	GPIOMIS	0x00000000	RO	Masked interrupt status	119
0x41C	GPIOICR	0x00000000	W1C	Interrupt clear	120
0x420	GPIOAFSEL	see note <sup>a</sup>	R/W	Alternate function select	121
0x500	GPIODR2R	0x000000FF	R/W	2-mA drive select	122
0x504	GPIODR4R	0x00000000	R/W	4-mA drive select	123
0x508	GPIODR8R	0x00000000	R/W	8-mA drive select	124
0x50C	GPIOODR	0x00000000	R/W	Open drain select	125
0x510	GPIOPUR	0x000000FF	R/W	Pull-up select	126
0x514	GPIOPDR	0x00000000	R/W	Pull-down select	127
0x518	GPIOSLR	0x00000000	R/W	Slew rate control select	128
0x51C	GPIODEN	0x000000FF	R/W	Digital input enable	129
0xFD0	GPIOPeriphID4	0x00000000	RO	Peripheral identification 4	130

#### Table 8-3. GPIO Register Map

Offset	Name	Reset	Туре	Description	See page
0xFD4	GPIOPeriphID5	0x00000000	RO	Peripheral identification 5	131
0xFD8	GPIOPeriphID6	0x00000000	RO	Peripheral identification 6	132
0xFDC	GPIOPeriphID7	0x00000000	RO	Peripheral identification 7	133
0xFE0	GPIOPeriphID0	0x00000061	RO	Peripheral identification 0	134
0xFE4	GPIOPeriphID1	0x00000000	RO	Peripheral identification 1	135
0xFE8	GPIOPeriphID2	0x00000018	RO	Peripheral identification 2	136
0xFEC	GPIOPeriphID3	0x00000001	RO	Peripheral identification 3	137
0xFF0	GPIOPCellID0	0x000000D	RO	GPIO PrimeCell identification 0	138
0xFF4	GPIOPCellID1	0x000000F0	RO	GPIO PrimeCell identification 1	139
0xFF8	GPIOPCellID2	0x00000005	RO	GPIO PrimeCell identification 2	140
0xFFC	GPIOPCellID3	0x000000B1	RO	GPIO PrimeCell identification 3	141

 Table 8-3.
 GPIO Register Map (Continued)

a. The default reset value for the **GPIOAFSEL** register is 0x0000000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]. These five pins default to JTAG functionality. Because of this, the default reset value of **GPIOAFSEL** for GPIO Port B is 0x00000080 while the default reset value of **GPIOAFSEL** for Port C is 0x0000000F.

# 8.5 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.


#### Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 113).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.



This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and the data written to the registers are masked by the eight address lines ipaddr[9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ipaddr[9:2] and are configured as outputs. See "Data Register Operation" on page 106 for examples of reads and writes.

#### Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Bits set to 1 in the **GPIODIR** register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

(	Offset 0x4		(	,												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	l				1	1		rese	rved		I	1			I	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	erved	1		1			1	I D	IR	I	I	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit	t/Field		Name		Туре	Re	set	Descri	ption							
÷	31:8	r	eserved		RO		0	Reserv be cha	ved bits inged.	return	an inde	etermina	ate valu	e, and s	should	never
	7:0		DIR		R/W	0×	:00	GPIO	Data Di	rection						
								0: Pins	s are inp	outs.						
								1: Pins	s are ou	tputs.						

GPIO Direction (GPIODIR)

#### Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

	Offset 0x40	04														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•		1 1		1		1	1		1	1	1	1	1	1	1
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1		1		I			1	I	1	1	I	1	
				rese	erved							]	IS			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре	Re	eset Description									
					71 -											
:	31:8	r	eserved		RO		0	Reser	ved bits	s return	an inde	etermina	ate valu	e. and	should	never
		-					•	be cha						-,		
								00 0110	ingea.							
	7:0		IS		R/W	0)	x00 GPIO Interrupt Sense									
	7.0		10		1.7,4,4	07										
								0: Edg	e on co	orrespor	nding p	in is de	tected (	edge-s	ensitive	e).
								1.1.04		arraana	adina n	in in de	tootod (		onoitiv	.)
							1: Level on corresponding pin is detected (level-sensitive).									=).

GPIO Interrupt Sense (GPIOIS)

#### Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 114) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 116). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

	Offset 0x4	08														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		1 1					resei	ved	1	1	1		I	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1 1	rese	rved			1		I	I	I II	I BE	I	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi								Descri	otion							
31:8 reserved RO 0 Reser							Reserv be cha		return	an inde	etermina	ate valu	ie, and s	should I	never	
	7:0		IBE		R/W	0>	(00	GPIO I	nterrup	ot Both	Edges					
												trolled   je 142).		<b>GPIO In</b>	terrupt	Event
1: Both edges on the correspon											ponding	g pin tri	gger an	interru	ot.	
								Note:	•	le edge DIEV.	is dete	ermined	by the	corresp	onding	bit in

GPIO Interrupt Both Edges (GPIOIBE)

GPIO Interrupt Event (GPIOIEV)

#### Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 114). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in **GPIOIS**. All bits are cleared by a reset.

	Offset 0x4	DC Î			, 											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ					· ·		1	1		1	1	1	1		1
								rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		I I			1 1		1		1	I		1	1	1	1
				rese									EV			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	Bit/Field Name Type Rese								ption							
:	Bit/Field Name Type 31:8 reserved RO						)	Reserv be cha		return	an inde	etermina	ate valu	ie, and s	should	never
	7:0		IEV		R/W	0x	00	GPIO	Interrup	t Event	t					
								0: Falli interru		e or Lo	w levels	s on coi	rrespon	ding pir	ns trigg	er
									ng edge pts.	e or Hig	h level	s on co	rrespon	iding pir	ns trigg	er

October 6, 2006

#### Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Bits set to High in **GPIOIM** allow the corresponding pins to trigger their individual interrupts and the combined GPIOINTR line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

	Offset 0x4	10														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	l l		1 1		1	1	1	1	1	1	1	1	1	1	1	1
								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			т т		1					T	I	1	1	1	1	
				res	erved								IME			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре	Re	eset	Descr	iption							
					21				•							
	31:8	r	eserved		RO		0	Reser	ved bits	s return	an ind	etermir	nate valu	ie, and	should	never
								be cha	anged.					,		
	7:0		IME		R/W	0:	x00	GPIO	Interru	pt Mask	Enable	e				
						•			-							
								0: Cor	respon	ding pin	interru	upt is m	nasked.			
								1. Cor	reenon	dina nin	intorri	int is n	ot mask	od		
								1.001	respon	ung pin	interit	ipi is ii	ormask	eu.		

GPIO Interrupt Mask (GPIOIM) Offset 0x410

#### Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask (GPIOIM)** register (see page 117). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

	Offset 02	x414														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1	1	1	rese	rved	1	1	1	1	1		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	res	served	<b>'</b>	•	•		1	1	R	IS	1		'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit	/Field		Name		Туре	Re	eset	Descri	ption							
:	31:8		reserve	d	RO		0	Reserv be cha		s return	an inde	etermina	ate valu	e, and s	should	never
	7:0		RIS		RO	0:	k00	GPIO	Interru	ot Raw	Status					
	Reflect the status of interrupt trigger condition detection on (raw, prior to masking).										on pins					
								0: Cor	respon	ding pir	n interru	pt requi	irement	s not m	et.	

GPIO Raw Interrupt Status (GPIORIS)

1: Corresponding pin interrupt has met requirements.

#### Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.


**GPIOMIS** is the state of the interrupt after masking.

	Offset 0x4															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			· ·		<b>'</b>			rese	rved							•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO
Reset								0				0	0		0	0
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							N	AIS	•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Field Name Type Reset Description																
:	31:8	r	eserved		RO		0	Reserv be cha		return	an inde	termina	ate valu	e, and s	should	never
	7:0		MIS		RO	0>	00	GPIO	Masked	l Interru	ipt Stati	JS				
Masked value of interrupt due to corresponding pin.																
0: Correspo										ding GP	IO line	interrup	ot not a	ctive.		
1: Correspoi											IO line	assertii	ng inter	rupt.		

GPIO Masked Interrupt Status (GPIOMIS)

#### Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.



October 6, 2006

#### Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.

Caution – All GPIO pins are inputs by default (GPIODIR=0 and GPIOAFSEL=0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (GPIOAFSEL=1). Asserting a Power-On-Reset (POR) or an external reset (RST) puts both groups of pins back to their default state.

If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

	Offset 0x42	20														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ				1	1	I	rese	rved	I	1	1	1	I	I	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	l			res	erved	1	1	1		1	I	AF	- SEL	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W -	R/W	R/W -	R/W -	R/W -	R/W	R/W	R/W
Bi	t/Field		Name		Туре	Re	eset	Descri	ption							
<ul> <li>31:8 reserved RO 0 Reserved bits return an indeterminate value, and shou be changed.</li> <li>7:0 AFSEL R/W see note GPIO Alternate Function Select</li> </ul>													should	never		
	7:0		AFSEL		R/W	see	note	GPIO	Alterna	te Func	tion Se	lect				
								0: Soft	ware c	ontrol of	f corres	pondin	ig GPIO	line (G	PIO mo	ode).
								1: Har hardwa			of corre	spondi	ng GPIC	D line (a	alternate	9
								Note:	0x00 JTA0 defa defa 0x80	) for all G pins ( ult to J1 ult rese	GPIO p PB7 ar FAG fun t value the defa	ins, with ad PC   actional of <b>GPI</b>	r the <b>GF</b> th the ex [3:0]) ity. Beca <b>OAFSE</b> et value	xception . These ause of <b>L</b> for G	n of the five pir this, th PIO Po	five ns e rt B is

GPIO Alternate Function Select (GPIOAFSEL)

#### Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

	Offset 0x5	00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	i		i i		1	1	i	1 1				i I			i	1
								reser	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1		і і		1	1	1					1			1	1
				rese	erved							DR	V2			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Ri	t/Field		Name		Туре	R	eset	Descri	ntion							
			Nume		Type		5501	Desen	puon							
	31:8	r	eserved		RO		0	Pacan	and hite	roturn	an inde	etermina	to volu	o ond	chould	novor
•	51.0	1	eserveu		κυ		0			return	annue		lie valu	e, anu s	Siloulu	nevei
									inged.							
						-					_					
7:0 DRV2 R/W 0xFF								Output	Pad 2	-mA Dri	ve Ena	ble				
								A write	of 1 to	oithor		)R4[n]				vic the
								corres	ponainé	j∠-mA	enable	bit. The	e chang	e is ene	ective	n me

second clock cycle after the write.

GPIO 2-mA Drive Select (GPIODR2R)

#### Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

	Offset 0x5	04														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	l l		1 1		i	1 1		i		i i		i	i	i i	i	1
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1 1		1	1 1		1		1		I	1		I	T
				rese	erved							DR	XV4			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре	Re	set	Descri	ntion							
DI			Numb		Type		001	Booon	puon							
	31:8	r	eserved		RO		C	Recon	ad hite	return	an inde	termina	nto valu	hne a	should	novor
	51.0		eserveu		NO		5	be cha		return				e, anu .	Should	nevei
							0									
	7:0 DRV4 R/W 0x00						:00	Output	Pad 4	-mA Dri	ve Ena	ble				
								A write	e of 1 to	either	GPIOD	DR2[n]	or <b>GPI</b>	ODR8	[n] clea	ars the
										g 4-mA						

second clock cycle after the write.

GPIO 4-mA Drive Select (GPIODR4R)

#### Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

	Offset 0x5	08														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	l l		1 1			1		1		l l		i i			1	1
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		т т	1		1				T T		I			1	I
				rese	rved							DR	LV8			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре	Re	set	Descri	ntion							
Di			Name		туре		301	Descri	puon							
	31:8	r	eserved		RO		0	Pocon	ad hite	return a	on inde	torming	to volu	a and	chould	novor
	51.0	1	eserveu		κυ		0			Tetuina			ale value	s, anu s	Shoulu	lievei
be change																
					-		~~	<b>•</b> • • •			_					
	7:0 DRV8 R/W 0x00								Pad 8-	mA Driv	/e Ena	bie				
								Δ write	of 1 to	either (		)R2[n]	or <b>GPI</b>		[n] clea	irs the
corresponding 8-mA enable l										DIL THE	schang		ective C	nue		

second clock cycle after the write.

GPIO 8-mA Drive Select (GPIODR8R)

#### Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 129). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR2R**, **GPIODR4R**, **CPIODR2R**, **GPIODR4R**,

**GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open drain input if the corresponding bit in the **GPIODIR** register is set to 0; and as an open drain output when set to 1.

	Offset OAL	JUC .														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	г т		1	1		1		1	1	1	1			1
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	г т		1	1 1		1		I	I	I	T	I	I	
				rese	erved							0	DE			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре	Re	set	Descri	ption							
					71 -											
	31:8	r	eserved		RO		0	Reserv	ed hits	return	an inde	termin	ate valu	e and	should	never
	01.0		0001700		110	·	0	be cha		Totaini				io, ana	onoulu	110101
									ingeu.							
	7.0					0	00	Output			oin Fra	bla				
	7:0		ODE		R/W	ÛX	:00	Outpu	Pad O	pen Dr	ain Ena	bie				
								0: Ope	en drain	confia	uration	is disat	oled.			
								•		•						
								1: Ope	en drain	configu	uration	is enab	oled.			

GPIO Open Drain Select (GPIOODR) Offset 0x50C

#### Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 127).

	Unset 0x5	10														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	i		1 1		i	· · · ·		1						1	i	i i
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		т т		1	1 1		1				1		1	I	
				rese	erved							PU	JE			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Bit/Field Name Type Rese								ption							
;	31:8 reserved RO 0							Reserv be cha		return	an inde	termina	ite valu	ie, and :	should	never
7:0 PUE R/W 0xFF								Pad W	/eak Pu	ll-Up Er	nable					
								GPIO	PUR[n		es. The	] clears change				econd

GPIO Pull-Up Select (GPIOPUR) Offset 0x510

#### Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 126).

	Offset OAL	714														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		1			1	rved			1		1	1	•
I								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		1	1 1		1		I		1		I	1	
				rese	erved							PI	DE			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field Name Type Rese								iption							
	31:8	1	eserved		RO	(	C	Reser be cha		return	an inde	etermina	ite valu	e, and	should i	never
7:0 PDE R/W 0x00								Pad W	/eak Pu	ll-Down	Enable	е				
								GPIO		] enable	es. The	] clears change				cond

GPIO Pull-Down Select (GPIOPDR) Offset 0x514

#### Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 124).


GPIO Slew Rate Control Select (GPIOSLR)

(	Offset 0x5	518				,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved			1			1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved			-				SI	RL	I	I	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit	t/Field		Name		Туре	Re	set	Descri	ption							
(	31:8	r	eserved		RO	(	)	Reserv be cha	ved bits inged.	return	an inde	etermina	te valu	e, and s	should	never
7:0 SRL R/W 0 Sle										nit Enat	ole (8-m	nA drive	only)			
								0: Slev	v rate c	ontrol d	lisabled	Ι.				
1: Slew rate control enabled.																

October 6, 2006

#### Register 18: GPIO Digital Input Enable (GPIODEN), offset 0x51C

The **GPIODEN** register is the digital input enable register. By default, all GPIO signals are configured as digital inputs at reset. The only time that a pin should not be configured as a digital input is when the GPIO pin is configured to be one of the analog input signals for the analog comparators.



GPIO Digital Input Enable (GPIODEN)

#### Register 19: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

(	Offset 0xF	D0				1	,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[			i i		1 1		· ·	res	erved	1	1			1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	ľ		reser	ved	1 1		т т т			I	1	PI	D4	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	/Field		Name		Туре		Reset	[	Descripti	on						
:	31:8	re	eserved		RO		0		Reserve never be			indetei	rminate	e value,	and sh	ould
	7:0		PID4		RO		0x00	C	GPIO Pe	eriphera	I ID Re	gister[7	:0]			

#### Register 20: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)
Offset 0xFD4

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	res	erved			1	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved						•		PI	D5	1	I	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
Bit	/Field		Name		Туре		Reset	[	Descripti	on						
3	31:8	r	eservec	l	RO		0		Reserve never be			indete	rminate	value,	and sh	ould
	7:0		PID5		RO		0x00	(	GPIO Pe	eriphera	I ID Re	gister[1	5:8]			

#### Register 21: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6) Offset 0xFD8

(	Jffset Oxf	-D8														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ					1 1		1 1		1	i		1	1		1	1
								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ					1 1		1 1			I		1			1	
			rese	rved								PI	D6			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Die	/Field		Name		Туре		Reset	г	Descripti	on						
Di			Name		Type		Nesei	L	Jescripti	UII						
	0.10						0	-		al la :4 a a					مام ام م	اما بر ا
,	31:8	re	eserved		RO		0		Reserve lever be			1 Indete	rminate	value,	and sh	ouia
	7:0		PID6		RO		0x00	G	SPIO Pe	eriphera	I ID Re	gister[2	3:16]			

#### Register 22: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

'	Unset 0xr	DC														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			i i		1 1		i i		1	i i		i i		i i	i I	
								rese	erved							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	,	1 1		г т			1 1				1	I	·
I			rese	rved								PII	)/			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	t/Field		Name		Туре		Reset	D	escripti	ion						
ć	31:8	r	eserved	1	RO		0	R	leserve	d bits re	turn ar	n indeter	minate	value.	and sho	bluc
							-			change				,		
	7:0		PID7		RO		0x00	G		ripheral	ID Re	aister[3	1.241			
	1.0		1.01				0,00			mpriora		9.0.010	··~ (]			

GPIO Peripheral Identification 7 (GPIOPeriphID7) Offset 0xFDC

#### Register 23: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0) Offset 0xFE0

	Offset 0xF	EU														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	, i		i		i I	i i		i i	i i				i	i i		
								reser	rved							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I		I			1								
			rese	rved								PI	D0			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1
Bi	t/Field		Name		Туре	Re	set	Descri	ntion							
			Indino		Type	1.0	001	Dooon	puon							
	31:8	r	eserved		RO	(	n	Poson	ved bits	roturn	an indo	tormina	to valu	o ond a	should	owor
•	51.0		eserveu		NO	,	)			Tetuin		Cerrinic	ale valu	e, anu s	siloulu i	IEVEI
								be cha	ingeu.							
	7.0				50	•	~ 1		- · ·			17 01				
	7:0 PID0 RO 0x61								Periphe	rai ID F	kegistei	[7:0]				
								Can be	e used b	ny softw	are to	identify	the nre	sence (	of this	
								periphe		<i>5</i> y 3011		lacinity	the pre		51 1115	

October 6, 2006

#### Register 24: GPIO Peripheral Identification 1(GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)	
Offset 0xFE4	

,	Unset UXFI	14														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1		1	l l		rese	rved					1		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		rese	rved	1			1				PI	D1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit	t/Field		Name		Туре	Re	set	Descri	ption							
:	31:8	3 reserved			RO	(	D		Reserved bits return an indeterminate value, and she changed.							never
	7:0 PID1 RO 0x00						00	GPIO	Periphe	ral ID F	Register	[15:8]				
								Can be periph	e used k eral.	by softv	vare to i	identify	the pre	esence	of this	

#### Register 25: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2) Offset 0xFE8

Offset 0XFE8																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	, i		i i		1	i i		i i	i i	1			i	i i		i i	
								rese	rved								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
					1	l l		1	1	1							
			reser	rved								PI	D2				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	
Bi	t/Field		Name		Туре	Re	set	Descri	ntion								
			Hame		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		001	Dooon	puon								
	31:8	r	eserved		RO	(	C	Reserv	/ed bits	return	an inde	termina	ate valu	e and s	should	never	
	51.0				NO	,	5	be cha		lotuin				c, and c	Should		
								De cha	ngeu.								
	7:0	PID2	RO	10		Darinha		) o gioto i									
	7:0 PID2 RO 0x18								Periphe		kegistei	[23.10]					
								Can be used by software to identify the presence of this									
								periph		.,			p.e				

October 6, 2006

16

RO

0

0

RO

#### Register 26: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The GPIOPeriphID0, GPIOPeriphID1, GPIOPeriphID2, and GPIOPeriphID3 registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

Offset 0xFEC 31 30 28 26 25 24 21 19 17 29 27 23 22 20 18 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13 12 11 10 9 8 7 5 4 2 15 14 6 3 PID3 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Description Name Type Reset 31:8 RO 0 Reserved bits return an indeterminate value, and should never reserved be changed. 7:0 PID3 RO 0x01 GPIO Peripheral ID Register[31:24] Can be used by software to identify the presence of this peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

#### Register 27: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO Primecell Identification 0 (GPIOPCellID0)

	Offset 0xFF0															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1	-		1 1		1	1	-	1	1	1		1	1	1	1	1
								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1		1	1				1	-	1	1	1	1	1
				res	erved							C	ID0			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit	t/Field		Name		Туре	Re	set	Descri	iption							
÷	31:8	8 reserved RO 0						Reser be cha		s return	an inde	etermina	ate valu	e, and	should	never
	7:0 CID0 RO 0x0D								PrimeC	ell ID R	egister	[7:0]				
								Provid systen		ware a s	standar	d cross	-periph	eral ide	entificati	on

October 6, 2006

#### Register 28: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

	Offset 0xF	F4														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Í		1 1		i	1 1		rese	rved	ĺ		i		i		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Type RO													D1			1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0
Bi	t/Field		Name		Туре	Re	set	Descri	ption							
:	31:8	r	eserved		RO	(	)		Reserved bits return an indeterminate value, and shou be changed.							
	7:0		CID1		RO	0x	F0	GPIO	PrimeC	ell ID R	egister	[15:8]				
									es softv n.	vare a s	standar	d cross-	periphe	eral ider	ntificatio	วท

GPIO Primecell Identification 1 (GPIOPCellID1) Offset 0xFF4

#### Register 29: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO Primecell Identification 2 (GPIOPCellID2)

(	Offset 0xF	F8														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1		1	i i			1 1							
I								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		т т		I	I I		1		T						
I				rese	rved							CI	D2			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit	t/Field		Name		Туре	Re	set	Descri	ntion							
	, i ioia		Hame		.)po	1.00	001	Docon	puon							
	31:8	r	eserved		RO	(	)	Reserv	ved bits	return :	an inde	termina	ite valu	and s	should	never
``	51.0		COCIVCU		NO	,	,	be cha		Toturn t				o, and c	siloulu i	
									ingeu.							
	7.0					0.	05				:	00.401				
	7:0		CID2		RO	UX	05	GPIO	PrimeC		egister	[23.16]				
								Provid	es softv	vare a s	tandar	d cross-	-periphe	eral ider	ntificatio	on
								system					Penpin			
								System								

#### Register 30: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

	Offset 0XF	FC															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	l l		i i	1	i	i i		i	i i							•	
								rese	rved								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1		I I	1	1			1	<u>г</u>								
				rese	rved							CI	D3				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1	
Bi	t/Field		Name		Туре	Re	set	Descri	ntion								
D			Numo		Type	1.0	001	Dooon	puon								
	31:8	r	eserved		RO	(	)	Recon	ved bits	roturn	an inda	tormina	to valu	o brie e	bould	novor	
	01.0		eserveu		NO	,	,	be cha		return		Cerrinic		s, and s	siloulu		
								De cha	ingeu.								
	7.0					0.4				ם חו וו		04.041					
	7:0 CID3 RO 0xB1								PrimeC	en ID R	egister	31:24]					
								Provides software a standard cross-peripheral identification									
													Ponpin		mouth		
								system	1.								

GPIO Primecell Identification 3 (GPIOPCellID3) Offset 0xFFC

# 9 General-Purpose Timers


Programmable timers can be used to count or time external events that drive the Timer input pins.

The LM3S310 controller General-Purpose Timer Module (GPTM) contains three GPTM blocks (Timer0, Timer1, and Timer 2). Each GPTM block provides two 16-bit timer/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

The following modes are supported:

- 32-bit Timer modes:
  - Programmable one-shot timer
  - Programmable periodic timer
  - Real-Time Clock using 32.768-KHz input clock
  - Software-controlled event stalling (excluding RTC mode)
- 16-bit Timer modes:
  - General-purpose timer function with an 8-bit prescaler
  - Programmable one-shot timer
  - Programmable periodic timer
  - Software-controlled event stalling
- 16-bit Input Capture modes:
  - Input edge count capture
  - Input edge time capture
- 16-bit PWM mode:
  - Simple PWM mode with software-programmable output inversion of the PWM signal

# 9.1 Block Diagram





## 9.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 154), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 155), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 156). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

## 9.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the GPTM TimerA Interval Load (GPTMTAILR) register (see page 164) and the GPTM TimerB Interval Load (GPTMTBILR) register (see page 165). The prescale counters are initialized to 0x00: the GPTM TimerA Prescale (GPTMTAPR) register (see page 168) and the GPTM TimerB Prescale (GPTMTBPR) register (see page 169).

## 9.2.2 32-Bit Timer Operating Modes

**Note:** Both the odd- and even-numbered CCP pins are used for 16-bit mode. Only the even-numbered CCP pins are used for 32-bit mode.

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- **GPTM TimerA Interval Load (GPTMTAILR)** register [15:0], see page 164
- **GPTM TimerB Interval Load (GPTMTBILR)** register [15:0], see page 165
- **GPTM TimerA (GPTMTAR)** register [15:0], see page 172
- **GPTM TimerB (GPTMTBR)** register [15:0], see page 173

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is: GPTMTBILR [15:0]:GPTMTAILR [15:0]. Likewise, a read access to **GPTMTAR** returns the value: GPTMTBR [15:0]:GPTMTAR [15:0].

#### 9.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 155), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 157), the timer begins counting down from its preloaded value. Once the 0x00000000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and output triggers when it reaches the 0x0000000 state. The GPTM sets the TATORIS bit in the GPTM Raw Interrupt Status (GPTMRIS) register (see page 161), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 163). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTIMR) register (see page 159), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMISR) register (see page 162).

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x00000000 state, and deasserted on the following clock cycle. It is enabled by setting the TAOTE bit in **GPTMCTL**.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

#### 9.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is loaded with a value of 0x00000001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 166) by the controller.

The input clock on the CCP0, CCP2 or CCP4 pins is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in **GPTMCTL**, the counter starts counting up from its preloaded value of 0x00000001. When the current count value matches the preloaded value in **GPTMTAMATCHR**, it rolls over to a value of 0x00000000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMISR**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

#### 9.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 154). This section describes each of the GPTM 16-bit modes of operation. Timer A and Timer B have identical modes, so a single description is given using an **n** to reference both.

#### 9.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale** (**GPTMTnPR**) register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTNILR** and **GPTMTNPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and output triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt.

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000 state, and deasserted on the following clock cycle. It is enabled by setting the TnOTE bit in the **GPTMCTL** register, and can trigger SoC-level events.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TnSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 25-MHz clock with Tc=20 ns (clock period).

Prescale	#Clock (T <sub>C</sub> ) <sup>a</sup>	Max Time	Units
0000000	1	2.6214	mS
0000001	2	5.2428	mS
00000010	3	7.8642	mS
1111100	254	665.8458	mS
1111110	255	668.4672	mS
11111111	256	671.0886	mS

#### Table 9-1. 16-Bit Timer With Prescaler Configurations

a. T<sub>C</sub> is the clock period.

#### 9.2.3.2 16-Bit Input Edge Count Mode

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the **GPTMTnILR** register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked). The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 9-2 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR**=0x000A and the match value is set to **GPTMnMATCHR**=0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.




Figure 9-2. 16-Bit Input Edge Count Mode Example

#### 9.2.3.3 16-Bit Input Edge Time Mode


In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of both rising and falling edges. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCTL** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current **Tn** counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 9-3 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).



#### Figure 9-3. 16-Bit Input Edge Time Mode Example

#### 9.2.3.4 16-Bit PWM Mode


The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TNCMR bit to 0x0, and the TnMR field to 0x2.

PWM mode can take advantage of the 8-bit prescaler by using the **GPTM Timern Prescale Register (GPTMTnPR)** and the **GPTM Timern Prescale Match Register (GPTMTnPMR)**. This effectively extends the range of the timer to 24 bits.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTNILR** (and **GPTMTNPR** if using a prescaler) and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 9-4 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML**=0 (duty cycle would be 33% for the **TnPWML**=1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.



#### Figure 9-4. 16-Bit PWM Mode Example

# 9.3 Initialization and Configuration

To use the general purpose timers, the peripheral clock must be enabled by setting the GPTM0, GPTM1, and GPTM2 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

### 9.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
  - a. Write a value of 0x1 for One-Shot mode.
  - **b.** Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the **GPTMCTL** register to enable the timer and start counting.
- 7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

# 9.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its CCP0, CCP2 or CCP4 pins. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the **GPTMCTL** register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x00000000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

### 9.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
  - a. Write a value of 0x1 for One-Shot mode.
  - **b.** Write a value of 0x2 for Periodic mode.
- 4. If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the TnTOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 7. Set the TnEN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the TnTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TnTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

#### 9.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.

- 4. Configure the type of event(s) that the timer captures by writing the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TnEN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the **GPTM Interrupt Clear (GPTMICR)** register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat steps 4-9.

### 9.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TnEVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TnEN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the CnERIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the GPTM Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the GPTM Timern (GPTMTnR) register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

#### 9.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TNCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.

- 7. If a prescaler is going to be used, configure the GPTM Timern Prescale (GPTMTnPR) register and the GPTM Timern Prescale Match (GPTMTnPMR) register.
- 8. Set the TnEN bit in the GPTM Control (GPTMCTL) register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

# 9.4 Register Map

Table 9-1 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x40030000
- Timer1: 0x40031000
- Timer2: 0x40032000

Table 9-2. GPTM Reg	ister Map
---------------------	-----------

Offset	Name	Reset	Туре	Description	See page
0x000	GPTMCFG	0x0000000	R/W	Configuration	154
0x004	GPTMTAMR	0x0000000	R/W	TimerA mode	155
0x008	GPTMTBMR	0x0000000	R/W	TimerB mode	156
0x00C	GPTMCTL	0x0000000	R/W	Control	157
0x018	GPTMIMR	0x0000000	R/W	Interrupt mask	159
0x01C	GPTMRIS	0x0000000	RO	Interrupt status	161
0x020	GPTMMIS	0x0000000	RO	Masked interrupt status	162
0x024	GPTMICR	0x0000000	W1C	Interrupt clear	163
0x028	GPTMTAILR	0x0000FFFF <sup>a</sup> 0xFFFFFFFF	R/W	TimerA interval load	164
0x02C	GPTMTBILR	0x0000FFFF	R/W	TimerB interval load	165
0x030	GPTMTAMATCHR	0x0000FFFF <sup>a</sup> 0xFFFFFFFF	R/W	TimerA match	166
0x034	GPTMTBMATCHR	0x0000FFFF	R/W	TimerB match	167
0x038	GPTMTAPR	0x0000000	R/W	TimerA prescale	168
0x03C	GPTMTBPR	0x0000000	R/W	TimerB prescale	169
0x040	GPTMTAPMR	0x0000000	R/W	TimerA prescale match	170
0x044	GPTMTBPMR	0x0000000	R/W	TimerB prescale match	171

Table 9-2.	GPTM Regist	er Map	(Continued)
------------	-------------	--------	-------------

Offset	Name	Reset	Туре	Description	See page
0x048	GPTMTAR	0x0000FFFF <sup>a</sup> 0xFFFFFFFF	RO	TimerA	172
0x04C	GPTMTBR	0x0000FFFF	RO	TimerB	173

a. The default reset value for the **GPTMTAILR**, **GPTMTAMATCHR**, and **GPTMTAR** registers is 0x0000FFFF when in 16-bit mode and 0xFFFFFFFF when in 32-bit mode.

# 9.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

## Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

	GPTM Offset 0x	-	ration (C	GPTMC	CFG)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	i i		1	1	1	i	1 1	1		i i		i i	i	
								rese	erved							
Type Reset	RO 0	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1			1	1	reserved	1				1			GPTMCF	G
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	t/Field 31:3	r	Name eserved	I	Type RO		eset 0	et Description Reserved bits return an indeterminate value, a be changed.					e, and	should i	never	
	2:0	G	PTMCF	G	R/W		0	GPTM 0x0: 3 0x1: 3	l Config 2-bit tim	ier conf al-time d	•	on. RTC) co	unter co	onfigura	ation.	
								0x3: F	leserved	d.						
												uration, <b>:</b> <b>FMTBM</b>		n is con	trolled I	by bits

October 6, 2006

#### Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

(	Offset 0x00	)4	,													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								reser	ved				•			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ĺ			і і		1	rese	rved	1 1			1		TAAMS	TACMR	ТА	MR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	/Field		Name		Туре	Re	eset	Descri	otion							
3	31:4	r	eserved		RO	1	0	Reserv be cha		return	an inde	termina	ate valu	e, and sł	nould i	never
	3	-	TAAMS		R/W		0	GPTM	Timer/	Altern	ate Moo	de Sele	ect			
								0: Cap	ture mo	ode is e	nabled.					
								1: PWI	M mode	e is ena	bled.					
								Note:			WM mo	-		also clea	r the 🗅	ACMR
	2	٦	TACMR		R/W		0	GPTM	Timer/	A Captu	re Mod	е				
								0: Edg	e-Cour	t mode						
								1: Edg	e-Time	mode.						
	1:0		TAMR		R/W		0	GPTM	Timer/	A Mode						
								0x0: R	eserve	d.						
								0x1: O	ne-Sho	t Timer	mode.					
								0x2: P	eriodic	Timer n	node.					
								0x3: C	apture	mode.						
													ner con 16-or 32	figuratior 2-bit).	n defin	ed by
									it timer for Tin		uration,	TAMR	controls	the 16-b	oit time	r
											uration, <b>MTBMR</b>			ontrols th	e moo	le and

GPTM TimerA Mode (GPTMTAMR)

GPTM TimerB Mode (GPTMTBMR)

#### Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

C	Offset 0x0	08														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	·							reser	rved							
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I	1		1	1	rese	rved	1 1			1	1	TBAMS	TBCMR	Tł	I BMR
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
2301	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	/Field		Name		Туре	Re	eset	Descri	ption							
З	31:4	re	eserved	i	RO		0	Reserv be cha		return	an inde	etermina	ate valu	ie, and s	hould	never
	3	Т	BAMS		R/W		0	GPTM	TimerE	3 Altern	ate Mo	de Sele	ect			
								0: Cap	ture mo	ode is e	enabled					
								1: PWI	M mode	e is ena	bled.					
								Note:			WM mo he TBM	-		also clea	ar the	TBCM
	2	Т	BCMR		R/W		0	GPTM	TimerE	3 Captu	ire Mod	е				
								0: Edg	e-Cour	t mode	).					
								1: Edg	e-Time	mode.						
	1:0		TBMR		R/W		0	GPTM	TimerE	3 Mode						
								0x0: R	eserve	d.						
								0x1: O	ne-Shc	t Timer	mode.					
								0x2: P	eriodic	Timer r	node.					
								0x3: C	apture	mode.						
											ased on <b>CFG</b> re		er conf	iguratior	n defin	ed by
								In 16-b modes		-	uration,	these I	bits cor	itrol the <sup>-</sup>	16-bit	timer
								In 32-b and <b>GI</b>				this reg	gister's	contents	s are i	gnore

# Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger.

			(GPTMC	CTL)												
C	Offset Ox 31	30 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		1 1		1	rese		1 1					1 1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	res	TBPWML	TBOTE	res	TBEVI	ENT	TBSTALL	TBEN	res	TAPWML	TAOTE	RTCEN	TAEV	ENT	TASTALL	TAEN
Type Reset	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	/Field		Name		Turne	П	eset	Deseri	ntion							
DIL	/rieiu		Name		Туре	К	esel	Descri	puon							
3	1:15	re	eserved		RO		0	Reserv be cha		s return	an inde	terminat	te valu	e, and	should r	lever
	14	т	BPWML	-	R/W		0	GPTM	TimerE	3 PWM	Output	Level				
								0: Out	out is u	naffecte	ed.					
								1: Out	out is ir	nverted.						
	13	-	твоте		R/W		0	GPTM	TimerE	3 Outpu	t Trigge	er Enable	e			
								0: The	output	TimerB	trigger	is disab	led.			
								1: The	output	TimerB	trigger	is enab	led.			
	12	r	eserved		RO		0	Reserv be cha		s return	an inde	eterminat	te valu	e, and	should r	iever
1	1:10	TI	BEVEN	Г	R/W		0	GPTM	TimerE	3 Event	Mode					
								00: Po	sitive e	dge.						
								01: Ne	gative	edge.						
								10: Re	served							
								11: Bo	th edge	es.						
	9	Т	BSTALL		R/W		0	GPTM	TimerE	3 Stall E	nable					
								0: Time	erB sta	lling is c	disabled	ł.				
								1: Time	erB sta	lling is e	enabled	l.				
	8		TBEN		R/W		0	GPTM	TimerE	3 Enable	e					
								0: Tim	erB is d	lisabled						
												gins cou <b>ICFG</b> re		or the c	apture lo	ogic is
	7	re	eserved		RO		0	Reserv be cha		s return	an inde	terminat	te valu	e, and	should r	iever

Bit/Field	Name	Туре	Reset	Description
6	TAPWML	R/W	0	GPTM TimerA PWM Output Level 0: Output is unaffected. 1: Output is inverted.
5	ΤΑΟΤΕ	R/W	0	GPTM TimerA Output Trigger Enable 0: The output TimerA trigger is disabled. 1: The output TimerA trigger is enabled.
4	RTCEN	R/W	0	GPTM RTC Enable 0: RTC counting is disabled. 1: RTC counting is enabled.
3:2	TAEVENT	R/W	0	GPTM TimerA Event Mode 00: Positive edge. 01: Negative edge. 10: Reserved. 11: Both edges.
1	TASTALL	R/W	0	GPTM TimerA Stall Enable 0: TimerA stalling is disabled. 1: TimerA stalling is enabled.
0	TAEN	R/W	0	<ul><li>GPTM TimerA Enable</li><li>0: TimerA is disabled.</li><li>1: TimerA is enabled and begins counting or the capture logic is enabled based on the <b>GPTMCFG</b> register.</li></ul>

#### Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								reser	ved				'	'	·	
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved		1	CBEIM	CBMIM	TBTOIM		reser	ved	1	RTCIM	CAEIM	CAMIM	ТАТО
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/	/Field		Name		Туре	Re	eset	Descrip	otion							
3′	1:11	r	eserved		RO		0	Reserv be cha		return a	an inde	etermin	ate valu	e, and s	should i	never
	10		CBEIM		R/W		0	GPTM	Captur	eB Eve	nt Inte	rrupt M	ask			
								0: Inter	rupt is	disable	d.					
								1: Inter	rupt is	enabled	ł.					
	9		CBMIM		R/W		0	GPTM	Captur	eB Mate	ch Inte	rrupt N	lask			
								0: Inter	rupt is	disable	d.					
								1: Inter	rupt is	enabled	l.					
	8	-	ГВТОІМ		R/W		0	GPTM	TimerE	Time-C	Dut Int	errupt I	Mask			
								0: Inter	rupt is	disable	d.					
								1: Inter	rupt is	enabled	ł.					
7	7:4	r	eserved		RO		0	Reserv be cha		return a	an inde	etermin	ate valu	e, and s	should i	never
	3		RTCIM		R/W		0	GPTM	RTC Ir	terrupt	Mask					
								0: Inter	rupt is	disable	d.					
								1: Inter	rupt is	enabled	l.					
	2		CAEIM		R/W		0	GPTM	Captur	eA Eve	nt Inte	rrupt M	ask			
								0: Inter	rupt is	disable	d.					
								1: Inter	runt is	onahlor						

Bit/Field	Name	Туре	Reset	Description
1	CAMIM	R/W	0	GPTM CaptureA Match Interrupt Mask 0: Interrupt is disabled. 1: Interrupt is enabled.
0	ΤΑΤΟΙΜ	R/W	0	GPTM TimerA Time-Out Interrupt Mask 0: Interrupt is disabled. 1: Interrupt is enabled.

#### Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

(	Offset 0x0	IC														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					'	'	'	reser	ved			'	'			'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	í		reserved		1	CBERIS	CBMRIS	TBTORIS		reser	rved	I	RTCRIS	CAERIS	CAMRIS	TATORIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit	/Field		Name		Туре	Re	eset	Descrip	otion							
3	1:11	r	eserved		RO		0	Reserv be cha		s return a	an inde	etermina	ate valu	e, and	should	never
	10	C	CBERIS		RO		0	GPTM	Captu	reB Eve	nt Raw	Interru	pt			
								This is	the Ca	ptureB	Event i	nterrup	t status	prior to	o maski	ng.
	9	C	BMRIS		RO		0	GPTM	Captu	reB Mat	ch Raw	/ Interru	ıpt			
								This is	the Ca	ptureB	Match i	interrup	ot status	s prior to	o mask	ing.
	8	Т	BTORIS		RO		0	GPTM	Timer	3 Time-0	Out Rav	w Interr	upt			
								This is	the Tir	nerB tirr	ne-out i	nterrup	t status	prior to	o maski	ng.
	7:4	r	eserved		RO		0	Reserv be cha		s return a	an inde	etermina	ate valu	e, and	should	never
	3	F	RTCRIS		RO		0	GPTM	RTC F	Raw Inte	rrupt					
								This is	the RT	C Even	t interro	upt stat	us prior	to mas	sking.	
	2	(	CAERIS		RO		0	GPTM	Captu	reA Eve	nt Raw	Interru	pt			
								This is	the Ca	ptureA	Event i	nterrup	t status	prior to	o maski	ng.
	1	C	CAMRIS		RO		0	GPTM	Captu	reA Mat	ch Raw	/ Interru	ıpt			
								This is	the Ca	ptureA	Match i	interrup	ot status	s prior to	o mask	ing.
	0	Т	ATORIS		RO		0	GPTM	Timer/	A Time-(	Out Rav	w Interr	upt			
								This th	e Time	rA time-	out inte	errupt s	tatus p	rior to n	nasking	J.

GPTM Raw Interrupt Status (GPTMRIS)

#### Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

GPTM Masked	Interrupt Status	(GPTMMIS)
or rist stabiled	meenapeoutas	(01 111110)

	Offset 0x(		a meenap		. (											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'	1	•	1	•	•	reser	ved	'	•	1	1	•	•	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			CBEMIS	CBMMIS	TBTOMIS		rese	rved		RTCMIS	CAEMIS	CAMMIS	TATOMIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
resor	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре	Re	eset	Descrip	otion							
-	31:11		reserved	4	RO		0	Poson	od hit	s return	an ind	otormin	ato volu	a and	should	novor
	)		leseivet	4	RO		0	be cha		sietuin		elemina	ale valu	e, anu i	siloulu	nevei
									•							
	10		CBEMIS	3	RO		0	GPTM	Captu	reB Eve	ent Mas	sked Inte	errupt			
								This is	the Ca	aptureB	eventi	interrup	t status	after m	asking.	
	9		CBMMIS	2	RO		0	GPTM	Cantu	reB Mat	ch Ma	skad Int	orrunt			
	0		OBININ	,	RO		0		-				-	offerm	aakina	
								This is	ine Ca	aptureB	match	interrup	n status	altern	lasking	-
	8	-	TBTOMI	S	RO		0	GPTM	Timer	B Time-	Out Ma	asked In	terrupt			
								This is	the Ti	merB tin	ne-out	interrup	t status	after m	asking	
							_	-								
	7:4		reserved	l	RO		0	Reserv be cha		s return	an inde	etermina	ate valu	e, and s	should	never
								be cha	iyeu.							
	3		RTCMIS	6	RO		0	GPTM	RTC N	Masked	Interru	pt				
								This is	the R <sup>-</sup>	TC even	t interr	upt stat	us after	maskir	ıg.	
	2		CAEMIS				0	ODTM	Contu		nt Mor	alcod lat	o rrunt			
	2		CAEIVIIS	)	RO		0			reA Eve						
								I his is	the Ca	aptureA	event	interrup	t status	after m	asking.	
	1		CAMMIS	3	RO		0	GPTM	Captu	reA Mat	ch Ma	sked Int	errupt			
								This is	the Ca	aptureA	match	interrur	ot status	after n	naskino	L.
	0	-	TATOMIS	5	RO		0	GPTM	Timer	A Time-	Out Ma	asked In	terrupt			
								This is	the Ti	merA tin	ne-out	interrup	t status	after m	asking	

## Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	1		1	1	1	rese	rved	I	I	•	1	1	1	'
e RO t 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	<u> </u>	reserved	,	<u>'</u>	CBECINT	CBMCIN	T TBTOCIN	ſ	res	erved	<b>.</b>	RTCCINT	CAECINT	CAMCINI	TATO
e RO t O	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W10 0
Bit/Field	d	Name		Туре	Re	eset	Descri	ption							
31:11		reserved		RO		0	Reserv be cha		return	an inde	termir	nate valu	ie, and	should	neve
10		CBECIN	Г	W1C		0	GPTM	Captu	eB Eve	ent Inter	rupt C	lear			
							0: The	interru	pt is un	affected	d.				
							1: The	interru	pt is cle	eared.					
9	(	CBMCIN	Г	W1C		0	GPTM	Captu	eB Ma	tch Inte	rrupt C	Clear			
							0: The	interru	pt is un	affected	J.				
							1: The	interru	pt is cle	eared.					
8	Т	BTOCIN	т	W1C		0	GPTM	Timer	3 Time-	Out Inte	errupt	Clear			
							0: The	interru	pt is un	affected	d.				
							1: The	interru	pt is cle	eared.					
7:4		reserved		RO		0	Reserv be cha		return	an inde	etermin	nate valu	ie, and	should	neve
3		RTCCIN	Г	W1C		0	GPTM	RTC I	nterrupt	Clear					
							0: The	interru	pt is un	affected	d.				
							1: The	interru	pt is cle	eared.					
2		CAECIN	Г	W1C		0	GPTM	Captu	eA Eve	ent Inter	rupt C	lear			
										affected	J.				
							1: The	interru	pt is cle	eared.					
1	(	CAMCIN	Г	W1C		0	GPTM	Captu	eA Ma	tch Rav	/ Inter	rupt			
							This is	the Ca	ptureA	match	interru	pt status	s after n	nasking	•
0	٦	ATOCIN	Т	W1C		0	GPTM	Timer/	A Time-	Out Ra	w Inte	rrupt			
							0: The	interru	pt is un	affected	J.				

#### Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, GPTMTAILR appears as a 32-bit register (the upper 16-bits correspond to the contents of the GPTM TimerB Interval Load (GPTMTBILR) register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of GPTMTBILR.

	Offset 0x0	)28														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1	I	I		TAI	LRH		I			I	I	
Type Reset	R/W 1/0															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		•	•	•		TAI	LRL		•			•	•	
Type Reset	R/W 1															

GPTM TimerA Interval Load (GPTMTAILR)

Offset 0x028

1/0 = 1 if timer is configured in 32-bit mode; 0 if timer is configured in 16-bit mode.

Bit/Field	Name	Туре	Reset	Description
31:16	TAILRH	R/W	0xFFFF	GPTM TimerA Interval Load Register High
			(32-bit mode) 0x0000 (16-bit	When configured for 32-bit mode via the <b>GPTMCFG</b> register, the <b>GPTM TimerB Interval Load (GPTMTBILR)</b> register loads this value on a write. A read returns the current value of <b>GPTMTBILR</b> .
			mode)	In 16-bit mode, this field reads as 0 and does not have an effect on the state of <b>GPTMTBILR</b> .
15:0	TAILRL	R/W	0xFFFF	GPTM TimerA Interval Load Register Low
				For both 16- and 32-bit modes, writing this field loads the counter for TimerA. A read returns the current value of <b>GPTMTAILR</b> .

### Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

	Oliset OA	02C														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		1	i	1	1			1	i	i	i	i i	1
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1	1	•	TBI	LRL		•	1	1	I	•	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	t/Field		Name		Туре		eset		ription							
3	1:16	r	eserved		RO		0		rved bit anged.	s returr	n an ind	etermir	nate val	ue, and	should	never
	15:0		TBILRL		R/W	0xl	FFF	GPT	A Timer	B Inter	val Loa	d Regis	ster			
					this fi	eld upd	ates <b>G</b> l	РТМТВ	ILR. In	32-bit r	2-bit tim node, w ie of <b>GF</b>	rites a	е			

GPTM TimerB Interval Load (GPTMTBILR) Offset 0x02C

### Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

31																		
51	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
1	1	1				1				1	1		1 1					
							TAI	MRH										
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
'	'				•	•	TA	MRL		•	•							
/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1			
1	/0 5 <b>i</b> W 1	/0 1/0 5 14 W R/W 1 1	0 1/0 1/0 5 14 13 W R/W R/W 1 1 1	/0 1/0 1/0 1/0 5 14 13 12 1 1 1 W R/W R/W R/W 1 1 1 1	10         1/0         1/0         1/0         1/0           5         14         13         12         11           1         1         1         1         1           W         R/W         R/W         R/W         R/W           1         1         1         1         1	10         1/0         1/0         1/0         1/0         1/0           5         14         13         12         11         10           1         1         1         1         10         10           W         R/W         R/W         R/W         R/W         R/W           1         1         1         1         1         1	10         1/0         1/0         1/0         1/0         1/0         1/0           5         14         13         12         11         10         9           1         1         1         1         10         10         10           W         R/W         R/W         R/W         R/W         R/W         R/W         R/W           1         1         1         1         1         1         1         1	NW         R/W         R/W	10         1/0	NW         R/W         R/W	NW         R/W         R/W	NW         R/W         R/W	NW         R/W         I/0         I/0 <thi 0<="" th="">         I/0         <th 0<="" th=""> <th 0<="" th=""> <th 0<="" th=""></th></th></th></thi>	<th 0<="" th=""> <th 0<="" th=""></th></th>	<th 0<="" th=""></th>		NW         R/W         R/W	NW     R/W     R/W

GPTM TimerA Match (GPTMTAMATCHR)

1/0 = 1 if timer is configured in 32-bit mode; 0 if timer is configured in 16-bit mode.

Bit/Field	Name	Туре	Reset	Description
31:16	TAMRH	R/W	0xFFFF	GPTM TimerA Match Register High
			(32-bit mode) 0x0000	When configured for 32-bit Real-Time Clock (RTC) mode via the <b>GPTMCFG</b> register, this value is compared to the upper half of <b>GPTMTAR</b> , to determine match events.
			(16-bit mode)	In 16-bit mode, this field reads as 0 and does not have an effect on the state of <b>GPTMTBMATCHR</b> .
15:0	TAMRL	R/W	0xFFFF	GPTM TimerA Match Register Low
				When configured for 32-bit Real-Time Clock (RTC) mode via the <b>GPTMCFG</b> register, this value is compared to the lower half of <b>GPTMTAR</b> , to determine match events.
				When configured for PWM mode, this value along with <b>GPTMTAILR</b> , determines the duty cycle of the output PWM signal.
				When configured for Edge Count mode, this value along with <b>GPTMTAILR</b> , determines how many edge events are counted. The total number of edge events counted is equal to the value in <b>GPTMTAILR</b> minus this value.

### Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034


This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

	Offset 0x0	34														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		1	1	1	rese	rved	1	1	1	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		г т		1	1	1	TB	MRL	I	1	1	1	T	T	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре	F	Reset	Desc	ription							
3	81:16	r	eserved		RO		0		rved bit anged.	s returr	n an in	determ	inate va	lue, an	d shoul	d never
	15:0	-	FBMRL		R/W	0>	FFFF	GPTI	M Timei	B Matc	h Reg	ister Lo	w			
									MTBILF				, this va ty cycle		•	WM
								GPTI The t	MTBILF	<b>R</b> , deter mber of	mines edge	how m events	mode, any edg counted	e even	ts are c	ounted.

GPTM TimerB Match (GPTMTBMATCHR)

#### Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038


This register allows software to extend the range of the 16-bit timers.



Refer to Table 9-1 on page 146 for more details and an example.


#### Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers.



#### Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of GPTMTAMATCHR to 24 bits.




October 6, 2006

170


#### Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of GPTMTBMATCHR to 24 bits.



#### Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.



#### Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

	Offset 0x04	С														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			i i		1	1 1		1					1	1		1
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1 1		I	1 1		TE	I I BRL		1		I	1		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bi	t/Field		Name		Туре	Re	set	Descr	iption							
3	1:16	r	eserved		RO	(	)		ved bits anged.	s return	an inde	etermina	ate valu	ue, and	should	never
	15:0		TBRL		RO	0xF	FFF	GPTN	1 Timerl	3						
								Regis		ept in I	nput Ed	lge Cou	int mod	TM Tim le, wher		

GPTM TimerB (GPTMTBR)

# 10 Watchdog Timer


A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.

The Stellaris Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, a locking register, and user-enabled stalling.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

# 10.1 Block Diagram





lden	tification Regist	ters
WDTPCellID0	WDTPeriphID0	WDTPeriphID4
WDTPCellID1	WDTPeriphID1	WDTPeriphID5
WDTPCellID2	WDTPeriphID2	WDTPeriphID6
WDTPCellID3	WDTPeriphID3	WDTPeriphID7

# **10.2** Functional Description

The Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register. Once the Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the WDTLOAD register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

# **10.3** Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the **WDTLOAD** register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACCE551.

# 10.4 Register Map

Table 10-1 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x40000000.

Offset	Name	Reset	Туре	Description	See page
0x000	WDTLOAD	0xFFFFFFFF	R/W	Load	177
0x004	WDTVALUE	0xFFFFFFFF	RO	Current value	178
0x008	WDTCTL	0x0000000	R/W	Control	179

#### Table 10-1. WDT Register Map

Offset	Name	Reset	Туре	Description	See page
0x00C	WDTICR	-	WO	Interrupt clear	180
0x010	WDTRIS	0x00000000	RO	Raw interrupt status	181
0x014	WDTMIS	0x00000000	RO	Masked interrupt status	182
0x418	WDTTEST	0x00000000	R/W	Watchdog stall enable	184
0xC00	WDTLOCK	0x00000000	R/W	Lock	183
0xFD0	WDTPeriphID4	0x00000000	RO	Peripheral identification 4	185
0xFD4	WDTPeriphID5	0x00000000	RO	Peripheral identification 5	186
0xFD8	WDTPeriphID6	0x00000000	RO	Peripheral identification 6	187
0xFDC	WDTPeriphID7	0x00000000	RO	Peripheral identification 7	188
0xFE0	WDTPeriphID0	0x0000005	RO	Peripheral identification 0	189
0xFE4	WDTPeriphID1	0x0000018	RO	Peripheral identification 1	190
0xFE8	WDTPeriphID2	0x0000018	RO	Peripheral identification 2	191
0xFEC	WDTPeriphID3	0x0000001	RO	Peripheral identification 3	192
0xFF0	WDTPCellID0	0x000000D	RO	PrimeCell identification 0	193
0xFF4	WDTPCellID1	0x00000F0	RO	PrimeCell identification 1	194
0xFF8	WDTPCellID2	0x00000005	RO	PrimeCell identification 2	195
0xFFC	WDTPCellID3	0x000000B1	RO	PrimeCell identification 3	196


Table 10-1. WDT Register Map (Continued)

# 10.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.


#### Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x00000000, an interrupt is immediately generated.



#### Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.



#### Register 3: Watchdog Control (WDTCTL), offset 0x008

This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (upon second time-out) or an interrupt on time-out.


When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

Offset 0x008																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ												•				
[	reserved															
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10000										0		0			0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved													RESEN	INTEN
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Field		Ν	lame		Туре		Reset		Descrip	otion						
3	1:2	res	served		RO		0 Reserved bits return an indeterminate value, and should never be changed.						hould			
1		RESEN R/W			0		Watchdog Reset Enable									
							0: Disabled.									
	1: Enable the Watch								Natchd	og module reset output.						
	0	INTEN R/W			0	0		Watchdog Interrupt Enable								
								0: Interrupt event disabled (once this bit is set, it can only be cleared by a hardware reset)								
							1: Interrupt event enabled. Once enabled, all writes are ignored.									

Watchdog Control (WDTCTL)

#### Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.



#### Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010


This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

(	Offset 0x0	10														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ					1	1	1	1	1	1	1		1	1	1	1
L								res	erved							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	1	1	T		1	1			1	1	1	1	1	1	1	
			reser	ved												WDTRIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/	Field	N	lame		Туре		Rese	et	Descri	iption						
3	it/Field Name 31:1 reserved		served		RO		0			ved bits be char	return a nged.	an inde	termina	te value	e, and	should
	0	WE	DTRIS		RO		0		Watch	dog Ra	w Interr	upt Stat	tus			
									Gives <b>WDTII</b>		interrup	ot state	(prior to	o maski	ing) of	

Watchdog Raw Interrupt Status (WDTRIS)

#### Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.



October 6, 2006

#### Register 7: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACCE551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x00000001 (when locked; otherwise, the returned value is 0x00000000 (unlocked)).

	Watchd Offset 0x	0	(WDTI	LOCK)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	1		T	T	T	WD	T TLock	T	I	1	T	1	1	1
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		I	1		1	1	1	WD	TLock	I	1	1	1	1	1	1
Type Reset	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/	Field	1	Name		Туре		Rese	t	Descri	ption						
3	1:0	W	DTLock		R/W		0x000	00	Watch	dog Loo	k					
									registe	e of the ers for w ies the l	rite acc	ess. A	write of	any otl	her valu	he

A read of this register returns the following values:

Locked: 0x00000001

Unlocked: 0x0000000

# Register 8: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

1	Watch	dog Test	(WDTT	TEST)												
(	Offset 0x	418														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1	1	1	1	1	1 1		1	1		1 1		1	1	1
l									erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		·	<u>'</u>	reserved		<u>'</u>	1	STALL				resei	rved			•
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Field		Name		Туре		Reset		Descri							
3	1:9	re	served		RO		0			ved bits be chan		an indet	ermina	te value	e, and s	hould
	8	5	STALL		R/W		0		Watcho	dog Stal	l Enabl	е				
									with a d the mid	debugge	er, the v oller is	Stellaris vatchdog restarte	g timer	stops c	ounting	. Once
7	7:0	re	served		RO		0			ved bits be chan		an indet	ermina	te value	e, and s	hould

# Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

	Offset 0xF	0 1		entifica	11011 4 ( v	VDITE	ipiiiD4)									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		i i		Î	1	İ	1 1	rese	erved		Ì			1		i
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ		I		1	1	1	1 1				1			1		
			rese	rved								PII	D4			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/	Field	Ν	lame		Туре		Reset		Descrip	otion						
3	1:8	res	served		RO		0		Reserv never b			an indet	ermina	te value	e, and s	hould
7	<b>'</b> :0	F	PID4		RO		0x00		WDT P	eripher	al ID R	egister[7	7:0]			

Watchdog Peripheral Identification 4 (WDTPeriphID4)

#### Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5) Offset 0xFD4 31 30 26 24 23 22 16 28 25 21 20 19 18 reserved Type Reset RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 PID5 reserved RO RO RO Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Description Name Туре Reset 31:8 RO 0 Reserved bits return an indeterminate value, and should reserved never be changed. WDT Peripheral ID Register[15:8] 7:0 PID5 RO 0x00

# Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

		0 1	nerai iu	entinea		wD11e	npinD0)									
(	Offset 0xI	FD8														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				i	1	1	1 1		1	1	1	1		1		1
								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1	1	1	, in the second		<u> </u>	<u> </u>	1		1		
			rese	rved								PI	D6			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/	Field	Ν	lame		Туре		Reset		Descrip	otion						
3	1:8	res	served		RO		0		Reserv never k			an indet	ermina	te value	e, and s	should
7	':0	F	PID6		RO		0x00		WDT F	Peripher	al ID R	egister[2	23:16]			

Watchdog Peripheral Identification 6 (WDTPeriphID6)


### Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 7 (WDTPeriphID7) Offset 0xFDC 31 30 26 24 23 22 16 28 27 25 21 20 19 18 17 reserved Type Reset RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 PID7 reserved RO RO RO Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 31:8 reserved RO 0 Reserved bits return an indeterminate value, and should never be changed. 7:0 PID7 RO 0x00 WDT Peripheral ID Register[31:24]

#### Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0


The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.



Watchdog Peripheral Identification 0 (WDTPeriphID0)

### Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.



# Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

'	watchdo	og Perip	neral Ic	lentifica	1000 2 ()	wDTPe	ripniD2)									
(	Offset 0xF	E8														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Г	1	1		1	1	1	1 1		1	1	1	1	1	1	1	1
								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Г				1	1	1				1	1	1		1	1	1
			rese	erved								PI	D2			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/	Field	Ν	lame		Туре		Reset		Descrip	otion						
3	1:8	res	served		RO		0		Reserv never b			an indet	ermina	ate value	e, and s	should
7	<b>'</b> :0	F	PID2		RO		0x18		Watcho	dog Per	ipheral	ID Reg	ister[23	3:16]		

Watchdog Peripheral Identification 2 (WDTPeriphID2)


#### Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 3 (WDTPeriphID3) Offset 0xFEC 31 30 26 24 23 22 16 28 25 21 20 19 18 reserved Type Reset RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 PID3 reserved RO RO RO Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 **Bit/Field** Description Name Туре Reset 31:8 RO 0 Reserved bits return an indeterminate value, and should reserved never be changed. 7:0 PID3 Watchdog Peripheral ID Register[31:24] RO 0x01

#### Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.



Watchdog Primecell Identification 0 (WDTPCellID0) Offset 0xFF0

### Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Primecell Identification 1 (WDTPCellID1) Offset 0xFF4 31 30 25 24 23 22 16 28 26 21 20 19 18 reserved Type Reset RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CID1 reserved RO RO RO Туре RO Reset 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 **Bit/Field** Description Name Туре Reset 31:8 0 Reserved bits return an indeterminate value, and should reserved RO never be changed. Watchdog PrimeCell ID Register[15:8] 7:0 CID1 RO 0xF0

# Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

	Offset 0xF	0		mmean	011 2 ( W	Dirce	$IIID_{2}$									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	1	Î	i	i		1	1 1	rese	erved					1		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'		'	reser	rved							CI	D2	1	•	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset Bit/	° Field	0 N	o lame	0	туре	0	° Reset	0	0 Descrip	otion	0	0	0	1	0	1
3	1:8		served		RO		0		Reserv never b			an indet	ermina	te value	e, and s	should
7	<b>'</b> :0	(	CID2		RO		0x05		Watchd	og Prin	neCell I	D Regi	ster[23	:16]		

Watchdog Primecell Identification 2 (WDTPCellID2)

### Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Primecell Identification 3 (WDTPCellID3) Offset 0xFFC 31 30 28 25 24 23 22 16 27 26 21 20 19 18 reserved Type Reset RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CID3 reserved RO RO RO Туре RO Reset 0 0 0 0 0 0 0 0 1 0 1 1 0 0 0 1 **Bit/Field** Name Туре Reset Description 31:8 reserved RO 0 Reserved bits return an indeterminate value, and should never be changed. 7:0 CID3 RO 0xB1 Watchdog PrimeCell ID Register[31:24]

# 11 Universal Asynchronous Receivers/Transmitters (UARTs)


The Universal Asynchronous Receivers/Transmitters (UARTs) provide fully programmable, 16C550-type serial interface characteristics. The LM3S310 controller is equipped with two UART modules.

Each UART has the following features:

- Separate transmit and receive FIFOs
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Programmable baud-rate generator allowing rates up to 460.8 Kbps
- Standard asynchronous communication bits for start, stop and parity
- False start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics:
  - 5, 6, 7, or 8 data bits
  - Even, odd, stick, or no-parity bit generation/detection
  - 1 or 2 stop bit generation

# 11.1 Block Diagram

### Figure 11-1. UART Module Block Diagram



# 11.2 Functional Description

The Stellaris UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (UARTCTL) register (see page 214). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in UARTCTL. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.


# 11.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data

bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 11-2 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

#### Figure 11-2. UART Character Frame



# 11.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 210) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 211). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.):

BRD = BRDI + BRDF = SysClk / (16 \* Baud Rate)

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

```
UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)
```

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 212), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- **UARTIBRD** write and **UARTLCRH** write
- UARTFBRD write and UARTLCRH write

# 11.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 208) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the U0Rx or U1Rx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 198).

The start bit is valid if U0Rx or U1Rx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 206). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if U0Rx or U1Rx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

# 11.2.4 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 204). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 212).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 208) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 215). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8, 1/4, 1/2, 3/4 and 7/8. For example, if the 1/4 option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the 1/2 mark.

### 11.2.5 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error
- Parity Error
- Framing Error

- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 219).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM)** register (see page 216) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 218).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 220).

#### 11.2.6 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 214). In loopback mode, data transmitted on U0Tx is received on the U0Rx input, and data transmitted on U1Tx is received on the U1Rx input.

# 11.3 Initialization and Configuration

To use the UARTs, the peripheral clock must be enabled by setting the UART0 or UART1 bits in the **RCGC1** register.

This section discusses the steps that are required for using a UART module. For this example, the system clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 199, the BRD can be calculated:

BRD = 20,000,000 / (16 \* 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 210) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 211) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the **UARTCTL** register.
- 2. Write the integer portion of the BRD to the **UARTIBRD** register.

- 3. Write the fractional portion of the BRD to the **UARTFBRD** register.
- 4. Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000060).
- 5. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

# 11.4 Register Map

Table 11-1 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

- UART0: 0x4000C000
- UART1: 0x4000D000
- **Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 214) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 11-1. UART Register Map

Offset	Name	Reset	Туре	Description	See page
0x000	UARTDR	0x00000000	R/W	Data	204
0x004	UARTRSR	0x00000000	R/W	Receive Status (read)	206
	UARTECR			Error Clear (write)	
0x018	UARTFR	0x00000090	RO	Flag Register (read only)	208
0x024	UARTIBRD	0x00000000	R/W	Integer Baud-Rate Divisor	210
0x028	UARTFBRD	0x00000000	R/W	Fractional Baud-Rate Divisor	211
0x02C	UARTLCRH	0x00000000	R/W	Line Control Register, High byte	212
0x030	UARTCTL	0x00000300	R/W	Control Register	214
0x034	UARTIFLS	0x00000012	R/W	Interrupt FIFO Level Select	215
0x038	UARTIM	0x00000000	R/W	Interrupt Mask	216
0x03C	UARTRIS	0x0000000F	RO	Raw Interrupt Status	218
0x040	UARTMIS	0x00000000	RO	Masked Interrupt Status	219
0x044	UARTICR	0x00000000	W1C	Interrupt Clear	220
0xFD0	UARTPeriphID4	0x00000000	RO	Peripheral identification 4	221
0xFD4	UARTPeriphID5	0x00000000	RO	Peripheral identification 5	222
0xFD8	UARTPeriphID6	0x00000000	RO	Peripheral identification 6	223
0xFDC	UARTPeriphID7	0x00000000	RO	Peripheral identification 7	224
0xFE0	UARTPeriphID0	0x00000011	RO	Peripheral identification 0	225
0xFE4	UARTPeriphID1	0x00000000	RO	Peripheral identification 1	226
0xFE8	UARTPeriphID2	0x00000018	RO	Peripheral identification 2	227

Table 11-1. UART Register Map (Continued)

Offset	Name	Reset	Туре	Description	See page
0xFEC	UARTPeriphID3	0x00000001	RO	Peripheral identification 3	228
0xFF0	UARTPCellID0	0x000000D	RO	PrimeCell identification 0	229
0xFF4	UARTPCellID1	0x000000F0	RO	PrimeCell identification 1	230
0xFF8	UARTPCellID2	0x00000005	RO	PrimeCell identification 2	231
0xFFC	UARTPCellID3	0x000000B1	RO	PrimeCell identification 3	232

# 11.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

UART Data (UARTDR)

#### Register 1: UART Data (UARTDR), offset 0x000

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

(	Offset 0x00	00	,													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						•		rese	rved				•	•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	rved		OE	BE	PE	FE			1	I DA	i TA	1	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit	t/Field		Name		Туре	Re	eset	Descri	ption							
3	1:12	r	eserved	I	RO		0	Reserv be cha		return	an inde	etermina	ate valu	e, and s	should	never
	11		OE		RO		0	UART	Overru	n Error						
								1=New data lo		as rec	eived w	hen the	e FIFO v	was full	, resulti	ing in
								0=The	re has l	been no	o data l	oss due	to a Fl	FO ove	rrun.	
	10		BE		RO		0	UART	Break B	Error						
								that the	e receiv	e data	input w	eak cor vas held ined as	Low fo	r longe	r than a	a full-
								top of t loaded the rec	the FIF	D. Whe e FIFO ata inp	en a bre . The n out goes	associat eak occu ext char s to a 1	urs, only racter is	y one 0 s only e	charac nabled	ter is after
	9		PE		RO		0	UART	Parity E	Irror						
								does n		h the p	oarity de	parity of				aracter
									D mode the FIF		rror is a	issociat	ed with	the cha	aracter	at the

Bit/Field	Name	Туре	Reset	Description
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

#### Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The UARTRSR/UARTECR register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

UART Receive Status (UARTRSR): Read Offset 0x004

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				I				rese	rved							
Type Reset	RO 0															
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						reser	rved						OE	BE	PE	FE
Type Reset	RO 0															

# UART Error Clear (UARTECR): Write

Offset 0x004

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved	ľ	I					DA	ГА			
Type Reset	WO 0															

Bit/Field Name Type Reset Description

#### Read-Only Receive Status (UARTRSR) Register

31:4	reserved	RO	0
3	OE	RO	0

# be changed. The UARTRSR register cannot be written.

UART Overrun Error

When this bit is set to 1, data is received and the FIFO is already full. This bit is cleared to 0 by a write to **UARTECR**.

Reserved bits return an indeterminate value, and should never

The FIFO contents remain valid since no further data is written when the FIFO is full, only the contents of the shift register are overwritten. The CPU must now read the data in order to empty the FIFO.

Bit/Field	Name	Туре	Reset	Description
2	BE	RO	0	UART Break Error
				This bit is set to 1 when a break condition is detected, indicating that the received data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).
				This bit is cleared to 0 by a write to <b>UARTECR</b> .
				In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state) and the next valid start bit is received.
1	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the <b>UARTLCRH</b> register.
				This bit is cleared to 0 by a write to <b>UARTECR</b> .
0	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
				This bit is cleared to 0 by a write to <b>UARTECR</b> .
				In FIFO mode, this error is associated with the character at the top of the FIFO.
Write-Only Er	rror Clear (UAF	RTECR) Reg	jister	
31:8	reserved	WO	0	Reserved bits return an indeterminate value, and should never be changed.
7:0	DATA	WO	0	A write to this register of any data clears the framing, parity, break and overrun flags.

# Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

	UART Flag (UARTFR) Offset 0x018 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16															
			29	28	27	26	25	24	23	22	21	20	19	18	17	16
							l	rese	rved	l	•	•	•	•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	· · · ·			reserved				<b>'</b>	TXFE	RXFF	TXFF	RXFE	BUSY		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0
Bit	t/Field		Name		Туре	Re	set	Descri	iption							
3	31:8	re	eservec	ł	RO		0	Reser be cha		return	an inde	etermina	ate valu	e, and	should n	ever
	7		TXFE		RO		1	UART	Transm	nit FIFC	Empty	,				
The meaning of UARTLCRH reg												nds on	the stat	e of th	e FEN bit	in the
If the FIF holding re												is 0), thi	is bit is :	set wh	en the tra	Insmit
									FIFO is sempty		d (fen i	s 1), thi	s bit is :	set wh	en the tra	Insmit
	6		RXFF		RO		0	UART	Receiv	e FIFO	Full					
									eaning <b>LCRH</b> r			nds on	the stat	e of th	e FEN bit	in the
									FIFO is er is full.		d, this l	oit is se	t when	the rea	ceive hold	ling
								If the I full.	FIFO is	enable	d, this b	oit is set	when t	he rec	eive FIF	) is
	5		TXFF		RO		0	UART	Transm	nit FIFC	) Full					
The meaning of this bit depends on the st UARTLCRH register.											the stat	e of th	e FEN bit	in the		
									FIFO is er is full.		d, this l	oit is se	t when	the tra	nsmit hol	ding
							FIFO is	enable	d, this b	it is set	when t	he tra	nsmit FIF	O is		

Bit/Field	Name	Туре	Reset	Description
4	RXFE	RO	1	UART Receive FIFO Empty
				The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.
				If the FIFO is disabled, this bit is set when the receive holding register is empty.
				If the FIFO is enabled, this bit is set when the receive FIFO is empty.
3	BUSY	RO	0	UART Busy
				When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2:0	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.

#### Register 4: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD=**0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 199 for configuration details.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	l				1			rese	rved				l			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I				1			DIV	INT				I		1	1
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре	Re	set	Descri	ption							
З	81:16	r	eserved		RO	(	0	Reserv be cha		return	an inde	termina	ate valu	e, and s	should ı	never
	15:0		DIVINT		R/W	0x0	000	Intege	r Baud-	Rate Di	visor					

UART Integer Baud-Rate Divisor Offset 0x024

#### Register 5: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 199 for configuration details.

	Offset 0x0	28														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		i i		1 1		1	1	1		1	1	1		1	1
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•				reser	rved	' 					I	DIVF	FRAC	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре	Re	eset	Descri	ption							
;	31:6	r	eserved		RO		0	Reserv be cha		return	an inde	etermina	ate valu	e, and	should	never
	5:0	D	IVFRAC	;	R/W	0:	x00	Fractio	onal Ba	ud-Rate	e Divisc	or				

UART Fractional Baud-Rate Divisor (UARTFBRD) Offset 0x028

#### Register 6: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

# UART Line Control (UARTLCRH)

Offset 0x02C

(	Offset 0x02C 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16															
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'				'	'	'	rese	rved		•	'	'	•	'	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0
Reset															0	
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					erved				SPS		.EN	FEN	STP2	EPS	PEN	BRK
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit	/Field		Name		Туре	Re	eset	Descri	ption							
					50		~	-								
ć	31:8	r	eserved		RO		0	be cha		return	an inde	etermina	ate valu	e, and s	should i	never
								De cha	ingeu.							
	7		SPS		R/W		0	UART	Stick P	arity Se	elect					
								When	bits 1, 2	2 and 7	of UAF	RTLCR	H are se	et, the p	parity bi	t is
												a 0. Wh				
	is cleared, the parity bit is transmitted and checked as a 1. When this bit is cleared, stick parity is disabled															l.
		When this bit is cleared, stick parity is disabled.														
	6:5		WLEN		R/W		0	UART	Word L	.ength						
								The bi	ts indica	ate the	numbe	r of data	a bits tra	ansmitte	ed or re	ceived
								in a fra	ame as	follows	:					
								0x3: 8	bits							
								0x2: 7	bits							
								0x1:6	bits							
								0x0: 5	bits (de	efault)						
	4		FEN		R/W		0	IIART	Enable	FIFOs						
	7				1.1, 1.1		0	-							····	
									ed (FIFC			and re	ceive F	IFO but	ters are	9
								When	cleared	l to 0, F	IFOs a	re disat	oled (Ch	naracter	r mode)	. The
								FIFOs	becom	e 1-byt	e-deep	holding	registe	ers.		
	3		STP2		R/W		0	UART	Two St	op Bits	Select					
								If this I	bit is se	t to 1, t	wo stop	bits ar	e transr	mitted a	at the er	nd of a
										ceive lo	gic doe	es not c	heck fo	r two st	op bits	being
								receive	ed.							

Bit/Field	Name	Туре	Reset	Description
2	EPS	R/W	0	UART Even Parity Select
				If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
				When cleared to 0, then odd parity is performed, which checks for an odd number of 1s.
				This bit has no effect when parity is disabled by the ${\tt PEN}$ bit.
1	PEN	R/W	0	UART Parity Enable
				If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break
				If this bit is set to 1, a Low level is continually output on the UnTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be cleared to 0.

UART Control (UARTCR)

#### Register 7: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

	Offset 0x0		(United)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1 1		1	rese	rved		1	1 1			1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese				RXE	TXE	LBE				served			UARTEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
Bi	t/Field		Name		Туре	Re	eset	Descri	ption							
3	81:10	r	eserved	I	RO		0	Reserv be cha		return	an inde	etermina	ite value	e, and s	should	never
	9		RXE		R/W		1	UART	Receiv	e Enab	le					
lf t W								When	the UA	RT is di	sabled	ive sect in the n cter bef	niddle o	f a rece		nabled.
	8		TXE		R/W		1	UART	Transm	nit Enab	ole					
								When	the UA	RT is di	sabled	smit sec in the n cter bef	niddle o	f a tran		
	7		LBE		R/W		0	UART	Loop B	ack En	able					
If this bit is set to 1, the UnTX path is fed through the UnI											he UnF	x path.				
	6:1	:1 reserved RO 0							ved bits inged.	return	an inde	etermina	ate value	e, and s	should	never
	0	L	JARTEN	I	R/W		0	UART	Enable							
If this bit is set to 1, the UART is enabled. When the UART disabled in the middle of transmission or reception, it comp the current character before stopping.																

#### October 6, 2006

#### Register 8: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'				•	•	•	rese	rved			•	•		•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'				rese	rved		1	•			RXIFLSI	EL		TXIFLSE	EL
Type Reset	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 1	R/W 0							
Bit	/Field		Name		Туре	Re	eset	Descri	ption							
3	31:6	re	eserved		RO		0	Reserv be cha	ved bits inged.	return	an inde	etermina	ate valu	e, and s	should I	never
	5:3	R	KIFLSE	L	R/W	0	X2	UART	Receiv	e Interr	upt FIF	O Leve	I Select			
								The tri	gger po	ints for	the rec	eive int	errupt a	are as f	ollows:	
						X FIFO	≥ 1/8 f	ull								
								001: R	X FIFO	≥ 1/4 f	ull					
								010: R	X FIFO	≥ 1/2 f	ull (defa	ault)				
								011: R	X FIFO	≥ 3/4 fu	III					
								100: R	X FIFO	≥ 7/8 f	ull					
								101-11	1: Rese	erved						
	2:0	T	KIFLSE	L	R/W	0	X2	UART	Transm	nit Interr	upt FIF	O Leve	el Selec	t		
								The tri	gger po	ints for	the tra	nsmit ir	iterrupt	are as	follows:	
								000: T	X FIFO	≤ 1/8 fu	III					
								001: T	X FIFO	≤ 1/4 fι	III					
								010: T	X FIFO	≤ 1/2 fι	ull (defa	ault)				
								011: T	X FIFO	≤ 3/4 fu	ıll					
								100: T	X FIFO	≤ 7/8 fu	III					
								101-11	1: Rese	erved						

UART Interrupt FIFO Level Select (UARTIFLS)

Offset 0x034

#### Register 9: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

(	Offset 0x038 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					·			rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	reserved			OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM		reserv	ved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0
			÷	-		-			-	-	-				-	-
Bit	/Field		Name		Туре	Re	eset	Descri	ption							
3	1:11	r	eserved		RO		0			return	an inde	termina	te valu	e, and s	hould	never
								be cha	inged.							
	10		OEIM		R/W		0	UART	Overru	n Error	Interru	ot Mask				
								On a r	ead, the	e currer	nt mask	for the	OEIM İ	nterrupt	is retu	rned.
	Setting this bit to 1 promotes the OEIM interrupt to the interruc controller.														errupt	
	9		BEIM		R/W		0	UART	Break I	Error In	terrupt	Mask				
								On a r	ead, the	e currer	nt mask	for the	beim i	nterrupt	is retu	rned.
								Setting contro	-	t to 1 pr	romotes	the BE	IM inte	errupt to	the inte	errupt
	8		PEIM		R/W		0	UART	Parity I	Error Int	terrupt	Mask				
								On a r	ead, the	e currer	nt mask	for the	PEIM i	nterrupt	is retu	rned.
								Setting contro	-	t to 1 pr	romotes	s the PE	IM inte	errupt to	the inte	errupt
	7		FEIM		R/W		0	UART	Framin	g Error	Interru	pt Mask				
								On a r	ead, the	e currer	nt mask	for the	feim i	nterrupt	is retu	rned.
	Setting this bit to 1 promotes the FEIM interrupt to the interruc controller.												errupt			
	6		RTIM		R/W		0	UART	Receiv	e Time-	Out Int	errupt N	lask			
								On a r	ead, the	e currer	nt mask	for the	rtim i	nterrupt	is retu	rned.
								Setting contro		t to 1 pr	romotes	s the RT	IM inte	errupt to	the inte	errupt

UART Interrupt Mask (UARTIM)

Bit/Field	Name	Туре	Reset	Description
5	TXIM	R/W	0	UART Transmit Interrupt Mask
				On a read, the current mask for the $\ensuremath{\mathtt{TXIM}}$ interrupt is returned.
				Setting this bit to 1 promotes the TXIM interrupt to the interrupt controller.
4	RXIM	R/W	0	UART Receive Interrupt Mask
				On a read, the current mask for the RXIM interrupt is returned.
				Setting this bit to 1 promotes the RXIM interrupt to the interrupt controller.
3:0	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.

#### Register 10: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

Reset       0       1       1 <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>/</th> <th>ARTRIS</th> <th>(0</th> <th>inup: ou</th> <th></th> <th>Offset 0x0</th> <th></th>											/	ARTRIS	(0	inup: ou		Offset 0x0	
TypeRO </th <th>16</th> <th>17</th> <th>18</th> <th>19</th> <th>20</th> <th>21</th> <th>22</th> <th>23</th> <th>24</th> <th>25</th> <th>26</th> <th>27</th> <th>28</th> <th>29</th> <th>30</th> <th>31</th> <th>ſ</th>	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	ſ
eset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0								rved	rese								
Image: Properties of the served         OERIS         BERIS         PERIS         FERIS         RTRIS         TXRIS         RXRIS         reserved           Fype         RO         RO <td></td> <td>RO 0</td> <td></td>		RO 0															
We setNO	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	r
Sect0000000000011Bit/FieldNameTypeResetDescription31:11reservedRO0Reserved bits return an indeterminate value, and sho be changed.10OERISRO0UART Overrun Error Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this 	· ·	served	res		RXRIS	TXRIS	RTRIS	FERIS	PERIS	BERIS	OERIS			reserved			
31:11reservedRO0Reserved bits return an indeterminate value, and sho be changed.10OERISRO0UART Overrun Error Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this6RTRISRO0UART Receive Time-Out Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this		RO 1															
be changed.10OERISRO0UART Overrun Error Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this 								ption	Descri	eset	Re	Туре		Name		t/Field	Bit
Gives the raw interrupt state (prior to masking) of this9BERISRO0UART Break Error Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this8PERISRO0UART Parity Error Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this7FERISRO0UART Framing Error Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this6RTRISRO0UART Receive Time-Out Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this	ıld never	should	e, and	te valu	termina	an inde	return			0		RO		served	re	81:11	3
9       BERIS       RO       0       UART Break Error Raw Interrupt Status         6       RTRIS       RO       0       UART Parity Error Raw Interrupt Status         6       RTRIS       RO       0       UART Framing Error Raw Interrupt Status         6       RTRIS       RO       0       UART Receive Time-Out Raw Interrupt Status         6       RTRIS       RO       0       UART Receive Time-Out Raw Interrupt Status																	
Gives the raw interrupt state (prior to masking) of this8PERISRO0UART Parity Error Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this7FERISRO0UART Framing Error Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this6RTRISRO0UART Receive Time-Out Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this	Gives the raw interrupt state (prior to masking) of this interrupt.																
8       PERIS       RO       0       UART Parity Error Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this												RO		BERIS		9	
Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this Gives the raw interrupt state (prior to masking) of this	nterrupt	this int	ing) of	o mask	(prior to	pt state	interru	the raw	Gives								
7       FERIS       RO       0       UART Framing Error Raw Interrupt Status         6       RTRIS       RO       0       UART Framing Error Raw Interrupt Status         6       RTRIS       RO       0       UART Receive Time-Out Raw Interrupt Status         Gives the raw interrupt state (prior to masking) of this         6       RTRIS       RO       0         Gives the raw interrupt state (prior to masking) of this				itus	rrupt Sta	aw Inter	Error Ra	Parity I	UART	0		RO		PERIS		8	
Gives the raw interrupt state (prior to masking) of this 6 RTRIS RO 0 UART Receive Time-Out Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this	nterrupt.	this int	ing) of	o mask	(prior to	pt state	interru	the raw	Gives								
6 RTRIS RO 0 UART Receive Time-Out Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this				Status	terrupt	Raw In	g Error	Framin	UART	0		RO		ERIS		7	
Gives the raw interrupt state (prior to masking) of this	nterrupt	this int	ing) of	o mask	(prior to	pt state	interru	the raw	Gives								
			atus	upt Sta	w Interr	Out Ra	e Time-	Receiv	UART	0		RO		RTRIS		6	
5 TXRIS RO 0 UART Transmit Raw Interrupt Status	nterrupt.	this int	ing) of	o mask	(prior to	pt state	interru	the raw	Gives								
		0 UART Transmit Raw Interrupt Status												TXRIS		5	
Gives the raw interrupt state (prior to masking) of this	nterrupt.	this int	ing) of	o mask	(prior to												
4 RXRIS RO 0 UART Receive Raw Interrupt Status					t Status	nterrup	e Raw I	Receiv	UART	0		RO		RXRIS		4	
Gives the raw interrupt state (prior to masking) of this	nterrupt	this int	ing) of	o mask	(prior to	pt state	interru	the raw	Gives								
3:0 reserved RO 0xF This reserved bit is read-only and has a reset value of	0xF.	ue of 0:	set valu	as a res	y and ha	ad-only	bit is re	eserved	This re	xF	0	RO		served	re	3:0	

UART Raw Interrupt Status (UARTRIS)

#### Register 11: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

(	Offset 0x04	40	menup	i Dialas	(011111	(115)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'		•					rese	rved						'	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS		re	served	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit	t/Field		Name		Туре	Re	eset	Descri	ption							
3	31:11	r	eserved		RO		0	Reserv be cha		return	an inde	termina	te value	e, and	should	never
	10		OEMIS		RO	(	0	UART	Overru	n Error	Maske	d Interru	pt Stat	us		
	Gives the masked interrupt state of this interrupt. 9 BEMIS RO 0 UART Break Error Masked Interrupt Status															
	9		BEMIS		RO		0	UART	Break I	Error Ma	asked I	nterrupt	Status			
											-	state of t		errupt.		
	8		PEMIS		RO		0		-			nterrupt state of t		rrunt		
					_						-			-		
	7		FEMIS		RO		0			•		d Interru				
								Gives	the mas	sked int	errupts	state of t	his inte	errupt.		
	6		RTMIS		RO		0	UART	Receiv	e Time-	Out Ma	sked In	terrupt	Status		
								Gives	the mas	sked int	errupts	state of t	his inte	errupt.		
	5		TXMIS		RO	(	0	UART	Transm	nit Mask	ed Inte	rrupt Sta	atus			
								Gives	the mas	sked int	errupt s	state of t	his inte	errupt.		
	4		RXMIS		RO		0	UART	Receiv	e Mask	ed Intei	rrupt Sta	itus			
								Gives	the mas	sked int	errupts	state of t	his inte	errupt.		
	3:0	r	reserved		RO	(	0	Reserv be cha		return	an inde	termina	te value	e, and	should	never

UART Masked Interrupt Status (UARTMIS)

#### Register 12: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

	Offset 0x04	44 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	1	50	1 1	20	1	20	1	i	rved	22	1	20		1	1	1
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	<u> </u>		reserved		•	OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC		res	erved	<u>'</u>
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0
Bit	/Field		Name		Туре	Re	eset	Descri	ption							
3	1:11	r	reserved		RO		0	Reserv be cha	ved bits inged.	return	an inde	etermina	ate valu	e, and	should	never
10 OEIC W1C 0 Overrun Error Interru												r				
0: No effect on the interrupt. 1: Clears interrupt.																
9 BEIC W1C 0 Break Error Interrupt Clear																
									effect or ars inter		terrupt.					
	8		PEIC		W1C		0	Parity	Error In	terrupt	Clear					
									effect or ars inter		terrupt.					
	7		FEIC		W1C		0	Framir	ng Error	Interru	ıpt Clea	r				
									effect or ars inter		terrupt.					
	6		RTIC		W1C		0	Receiv	/e Time	-Out In	terrupt	Clear				
									effect or ars inter		terrupt.					
	5		TXIC		W1C		0	Transr	nit Inter	rupt Cl	ear					
									effect or ars inter		terrupt.					
	4		RXIC		W1C		0	Receiv	/e Interi	upt Cle	ear					
											terrupt.					
4 RXIC W1C 0 Receive Interrupt Clear 0: No effect on the interrupt. 1: Clears interrupt.																

## Register 13: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

	ormer	renpiien	ui iuciii	incution	1 + (0/1	(II onp	(in <b>D</b> +)									
(	Offset 0x	FD0														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1 1		i	1	i .	1 1		i I		i	i i		1	i	1
								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ		1 1		1	1	1	1					<b>I</b> 1		1	1	
			rese	rved								PI	D4			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/	Field	N	lame		Туре		Reset		Descrip	tion						
DIV	i leiu	P	ame		Type		Nesei		Descrip	non						
2	1.0	ro	annad				0		Decen	ad hita	roturn	an indat	ormino	to volue	anda	bould
31:8 reserved RO 0 Reserved bits return never be changed.										annuer	emina	le value	s, anu s	nouiu		
									neverb	e chan	gea.					
_	7.0						000			<b>.</b>			[7.0]			
	<b>7</b> :0	ŀ	PID4		RO		0x00		UART I	eriphe	rai ID F	kegister	[7:0]			

UART Peripheral Identification 4 (UARTPeriphID4)

#### Register 14: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

	UART I Offset 0xF	Periphera <sup>7</sup> D4	al Identii	fication	5 (UAR	TPerip	hID5)									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		1	1		I		· · ·		1	1				1	i	
l								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reser	ved	I		1 1			I		PI	D5	I	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
3	1:8	res	served		RO		0			ed bits be chan		an indet	ermina	te value	e, and s	hould
7	7:0	F	PID5		RO		0x00		UART	Periphe	ral ID R	legister	[15:8]			

October 6, 2006

## Register 15: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

(	Offset 0x	FD8														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1			1 1		· .	1				1	1	1
								rese	erved							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ		1		r	1	1	1 1			1 1	1	1		1	1	
			rese	rved								PI	D6			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Di+/	Field	Ν	lame		Tuno		Reset		Docori	ation						
DII/	rieiu	ľ	vame		Туре		Resei		Descri	JUON						
-									_							
3	1:8	re	served		RO		0			ed bits		an indet	ermina	te value	e, and s	should
									never l	be chan	ged.					
7	':O		PID6		RO		0x00		UART	Periphe	ral ID F	Register	[23:16]			
										•		-				

UART Peripheral Identification 6 (UARTPeriphID6) Offset 0xFD8

#### Register 16: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7) Offset 0xFDC 31 30 28 25 24 23 22 19 18 16 27 26 21 20 17 reserved Type Reset RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 PID7 reserved RO RO Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Туре Reset 31:8 RO 0 Reserved bits return an indeterminate value, and should reserved never be changed. 7:0 PID7 RO 0x00 UART Peripheral ID Register[31:24]

## Register 17: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

	Offset 0xF	E0														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	i		i		1	1 1				1	i i	1	i i	i i	1	1
I								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1		1	1 1				1	I	I	I	1	1	
[			resei	ved								PI	D0			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1
Bit	t/Field		Name		Туре	Re	set	Descri	ntion							
0.			lamo		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		001	Dooon	ption							
	31:8	re	eserved		RO	(	C	Reserv	ued hite	s return	an inde	termina	ate valu	e and	should	never
	51.0		001100		NO.		0	be cha		5 TOTAIN				o, ana	onoulu	110 001
									ingeu.							
											Dogiata	r[7.0]				
7:0 PID0 RO 0x11 UART Peripheral ID Register[7:0]																
								Can be periph		by softw	vare to	identify	the pre	sence	of this	

UART Peripheral Identification 0 (UARTPeriphID0) Offset 0xFE0

#### Register 18: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

	JART I Offset 0xF	-	ral Identi	ficatio	n 1 (UAF	RTPeriph	ID1)									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			1 1		1	1		rese	rved	1	1	1	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ			resei	ved	1	1		1		1	I	PI	D1	I	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit	Bit/Field Name Type Reset							Descri	ption							
3	31:8 reserved RO 0								ved bits inged.	s return	an inde	etermina	ate valu	e, and s	should	never
	7:0		PID1		RO	0>	(00	UART	Periph	eral ID	Registe	er[15:8]				
								Can be periph		by soft	ware to	identify	the pre	esence	of this	

## Register 19: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

	Offset 0xF	E8			( -	Ĩ	,									
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I				1	1 1		rese	rved					I	1	I
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			resei	ved	1			1			I	PL	D2	I	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0
Bit	Bit/Field Name Type Rese							Descri	ption							
:	31:8 reserved RO 0								ved bits inged.	return	an inde	termina	ate valu	e, and	should	never
	7:0		PID2		RO	0x	18	UART	Periphe	eral ID I	Registe	r[23:16]	]			
								Can be periph	e used l eral.	by softv	vare to	identify	the pre	esence	of this	

UART Peripheral Identification 2 (UARTPeriphID2)


#### Register 20: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

	UART P Offset 0xF	-	ral Identif	fication	a 3 (UAI	RTPeriph	ID3)									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ſ		1 1		1	1		reser	rved	1	1	1 1			1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ		reser	ved	1	1		-		I	1	PII	03		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset Bi	₀ t/Field	0	° Name	0	Туре	° Re	° eset	<sup>0</sup> Descri	option	0	0	0	0	0	0	1
:	31:8	reserved	RO	I	0	Reserv be cha		return	an inde	etermina	te valu	e, and :	should	never		
	7:0		PID3		RO	0>	(01	UART	Periphe	eral ID	Registe	er[31:24]				
								Can be periphe		by soft	ware to	identify	the pre	sence	of this	

#### Register 21: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0


The **UARTPCeIIIDn** registers are hard-coded and the fields within the registers determine the reset values.



UART Primecell Identification 0 (UARTPCellID0)

#### Register 22: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.



## Register 23: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8


The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

(	Offset 0xFF	8														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
l l			l l		1			1		1		1	1	i	1	1
l								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	1		I		1			1		1		1	I	I	1	
l				rese	erved							CI	D2			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Rit	/Field		Name		Туре	Re	set	Descri	ntion							
			Nume		Type		.501	Desen	puon							
	31:8	re	eserved		RO		0	Roson	ad hits	return	an inde	tormina	ato valu	hac a	should	novor
	51.0		Serveu		NO		0	be cha		return				e, and	Should	nevei
								De cha	ingeu.							
	7.0				RO	0.	OF.		Drime		) o giata	-100.461				
	7:0		CID2		κU	UX	:05	UARI	Finnet	Cell ID F	registe	i[23.16]				
								Provid	es soft	ware a s	standar	d cross	-periph	eral ide	entificati	on
Provides software a standard cross-peripheral ide system.																
								5,0.011								

UART Primecell Identification 2 (UARTPCellID2)

#### Register 24: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.



# **12** Synchronous Serial Interface (SSI)


The Stellaris Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris SSI has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

## 12.1 Block Diagram

#### Figure 12-1. SSI Module Block Diagram



## 12.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

### 12.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 2 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the 25-MHz input clock. The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale (SSICPSR)** register (see page 251). The clock is further divided by a value from 1 to 256, which is 1 + *SCR*, where *SCR* is the value programmed in the **SSI Control0 (SSICR0)** register (see page 245).

The frequency of the output clock SSIClk is defined by:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

Note that although the SSIClk transmit clock can theoretically be 12.5 MHz, the module may not be able to operate at that speed. For transmit operations, the system clock must be at least two times faster than the SSIClk. For receive operations, the system clock must be at least 12 times faster than the SSIClk.

See "Electrical Characteristics" on page 324 to view SSI timing parameters.

#### 12.2.2 FIFO Operation

#### 12.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 249), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

#### 12.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

#### 12.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask (SSIIM)** register (see page 252). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 253 and page 254, respectively).

#### 12.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIC1k) is held inactive while the SSI is idle, and SSIC1k transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIC1k is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.


For Texas Instruments synchronous serial frame format, the SSIFss pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIClk, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

#### 12.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 12-2 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.

#### Figure 12-2. TI Synchronous Serial Frame Format (Single Transfer)




In this mode, SSIClk and SSIFss are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFss is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIClk. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIClk after the LSB has been latched.

Figure 12-3 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.





#### 12.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFss signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

#### SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSIClk pin. If the SPO bit is High, a steady state High value is placed on the SSIClk pin when data is not being transferred.

#### SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

#### 12.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 12-4 and Figure 12-5.





Figure 12-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0





In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.


The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIClk period after the last bit has been captured.

#### 12.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 12-6, which covers both single and continuous transfers.



#### Figure 12-6. Freescale SPI Frame Format with SPO=0 and SPH=1

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIC1k pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.


In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.


#### 12.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 12-7 and Figure 12-8.





#### Figure 12-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFSS master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.


One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one further half SSIC1k period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.


In the case of a single word transmission, after all bits of the data word are transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIC1k period after the last bit has been captured.

#### 12.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 12-9, which covers both single and continuous transfers.





Note: Q is undefined in Figure 12-9.

In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIC1k pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.


After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

#### 12.2.4.7 MICROWIRE Frame Format

Figure 12-10 shows the MICROWIRE frame format, again for a single frame. Figure 12-11 shows the same format when back-to-back frames are transmitted.





MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:


- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFss causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFss remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.


For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFss line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIClk, after the LSB of the frame has been latched into the SSI.






In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 12-12 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.





## 12.3 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the  ${\tt SSI}$  bit in the RCGC1 register.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
  - a. For master operations, set the **SSICR1** register to 0x00000000.
  - b. For slave mode (output enabled), set the **SSICR1** register to 0x00000004.
  - c. For slave mode (output disabled), set the **SSICR1** register to 0x0000000C.
- 3. Configure the clock prescale divisor by writing the **SSICPSR** register.
- 4. Write the **SSICR0** register with the following configuration:
  - Serial clock rate (SCR)
  - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
  - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
  - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR)) ' 1x106 = 20x106 / (CPSDVSR * (1 +
SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled.
- 2. Write the SSICR1 register with a value of 0x00000000.

- 3. Write the **SSICPSR** register with a value of 0x0000002.
- 4. Write the **SSICR0** register with a value of 0x000009C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

## 12.4 Register Map

Table 12-1 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to the SSI base address of 0x40008000.

**Note:** The SSI must be disabled (see the SSE bit in the **SSICR1** register) before any of the control registers are reprogrammed.

 Table 12-1.
 SSI Register Map

Offset	Name	Reset	Туре	Description	See page
0x000	SSICR0	0x00000000	RW	Control 0	245
0x004	SSICR1	0x00000000	RW	Control 1	247
0x008	SSIDR	0x00000000	RW	Data	249
0x00C	SSISR	0x0000003	RO	Status	250
0x010	SSICPSR	0x00000000	RW	Clock prescale	251
0x014	SSIIM	0x00000000	RW	Interrupt mask	252
0x018	SSIRIS	0x0000008	RO	Raw interrupt status	253
0x01C	SSIMIS	0x00000000	RO	Masked interrupt status	254
0x020	SSIICR	0x00000000	W1C	Interrupt clear	255
0xFD0	SSIPeriphID4	0x00000000	RO	Peripheral identification 4	256
0xFD4	SSIPeriphID5	0x00000000	RO	Peripheral identification 5	257
0xFD8	SSIPeriphID6	0x00000000	RO	Peripheral identification 6	258
0xFDC	SSIPeriphID7	0x00000000	RO	Peripheral identification 7	259
0xFE0	SSIPeriphID0	0x00000022	RO	Peripheral identification 0	260
0xFE4	SSIPeriphID1	0x00000000	RO	Peripheral identification 1	261
0xFE8	SSIPeriphID2	0x00000018	RO	Peripheral identification 2	262
0xFEC	SSIPeriphID3	0x00000001	RO	Peripheral identification 3	263
0xFF0	SSIPCellID0	0x000000D	RO	PrimeCell identification 0	264
0xFF4	SSIPCellID1	0x000000F0	RO	PrimeCell identification 1	265
0xFF8	SSIPCellID2	0x00000005	RO	PrimeCell identification 2	266
0xFFC	SSIPCellID3	0x000000B1	RO	PrimeCell identification 3	267

## 12.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

## Register 1: SSI Control 0 (SSICR0), offset 0x000

**SSICR0** is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate and data size are configured in this register.

	SSI Con Offset 0x0		SSICR0)														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
					·	•		rese	rved		•		•				
Гуре Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
				S	CR	•	1	1	SPH	SPO	F	RF		D	SS	1	
ype eset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Bit	/Field		Name		Туре	Re	eset	Descri	ption								
3	1:16	r	eserved		RO		0	Reserved bits return an indeterminate value, and should never be changed.									
1	5:8		SCR		R/W		0	SSI Se	erial Clo	ock Rate	e						
										R is use	-	enerate is:	the tran	smit an	id recei	ve bit	
								BR= F	SSICLK	(CPSD)	VSR *	(1 + SC	R))				
												value fro is a val				d in th	
	7		SPH		R/W		0	SSI Se	erial Clo	ock Pha	se						
								This b	it is only	/ applic	able to	the Fre	escale	SPI For	rmat.		
								and al bit trar	lows it t nsmitteo	o chang d by eith	ge state ner allo	the cloc e. It has wing or ta captu	the mo not allo	st impa wing a	ict on th		
									ion. If s			is captu s captur					
	6		SPO		R/W		0	SSI Se	erial Clo	ock Pola	arity						
								This b	it is only	/ applic	able to	the Fre	escale	SPI Foi	rmat.		
								the ss	IClk p	in. If se	PO is 1,	duces a a steac ta is no	ly state	High va	alue is p		

Bit/Field	Name	Туре	Reset	Description	
5:4	FRF	R/W	0	SSI Frame Forr	nat Select.
				The FRF values	are defined as follows:
				FRF Value	Frame Format
				00	Freescale SPI Frame Format
				01	Texas Instruments Synchronous Serial Frame Format
				10	MICROWIRE Frame Format
				11	Reserved
3:0	DSS	R/W	0	DSS Value 0000-0010 0011 0100 0101 0110 0111 1000 1001 1010 1011	s are defined as follows: Data Size Reserved 4-bit data 5-bit data 6-bit data 7-bit data 8-bit data 9-bit data 10-bit data 11-bit data 12-bit data
				1100	13-bit data
				1101	14-bit data
				1110	15-bit data
				1111	16-bit data

## Register 2: SSI Control 1 (SSICR1), offset 0x004

**SSICR1** is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

	SSI Cont	rol 1 (	SSCR1)															
	Offset 0x00	)4																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
				<u> </u>			· ·	rese	rved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
						rese	erved						SOD	MS	SSE	LBM		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0		
reser	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
В	it/Field		Name		Туре		Reset	De	scriptior	ı								
	31:4		reserved	I	RO		0	Reserved bits return an indeterminate value, and should never be changed.										
	3		SOD		R/W		0	SS	I Slave	Mode C	Dutput [	Disable						
This bit i multiple- broadca ensuring line. In s could be bit can b									Itiple-sla adcast a suring th a. In suc ald be tig	ave sys a mess at only h syste ed toge configu	tems, it age to one sla ms, the ther. To	is poss all slave ave driv TXD li operat	sible for es in the es data nes fror e in suc	the SS syster onto th m multip ch a sys	I maste n while le seria ble slav stem, th	l output es e SOD		
								0: 5	SSI can	drive s	SITx C	output ir	n Slave	Output	mode.			
								1: \$	SSI mus	t not di	rive the	SSITx	output	in Slave	e mode			
	2		MS		R/W		0	SS	I Master	/Slave	Select							
									s bit sel y when					nd can	be moo	lified		
								0: [	Device o	onfigu	red as a	a maste	r.					
								1:[	Device o	onfigu	red as a	a slave.						

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable
				Setting this bit enables SSI operation.
				0: SSI operation disabled.
				1: SSI operation enabled.
				Note: This bit must be set to 0 before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode
				Setting this bit enables Loopback Test mode.
				0: Normal serial port operation enabled.
				1: Output of the transmit serial shift register is connected

1: Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

#### Register 3: SSI Data (SSIDR), offset 0x008

**SSIDR** is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITX pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

	Offset 0x0	08																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			1				1 1	rese	rved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			1	[	1 1		т	DA	TA				Γ	1				
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
В	Bit/Field Name Type Re					Reset	De	scriptior	า									
:	31:16 reserved RO 0								served /er be c			ndeterm	ninate v	alue, ar	nd shou	ıld		
	15:0 DATA R/W 0								SSI Receive/Transmit Data									
							ead ope tes the t			ne recei	ve FIFO	D. A wri	te oper	ation				

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

SSI Data (SSIDR)

### Register 4: SSI Status (SSISR), offset 0x00C

**SSISR** is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

	SSI Statu Offset 0x00		SR)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved	•		<u> </u>	<b>.</b>		•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1	reserved			1	•	l	BSY	RFF	RNE	TNF	TFE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1
В	it/Field		Name		Туре		Reset	De	scriptio	n						
	31:5		reserved	ł	RO		0			bits retu changed		indetern	ninate v	value, ar	nd shou	ıld
	4		BSY		RO		0	SS	I Busy I	Bit						
								0: \$	SSI is io	dle.						
	1: SSI is currently transmitting and/or receiving a fr transmit FIFO is not empty.											a frame	e, or the			
	3		RFF		RO		0	SS	I Recei	ve FIFC	) Full					
								0: F	Receive	e FIFO i	s not fu	ull.				
								1: F	Receive	e FIFO i	s full.					
	2		RNE		RO		0	SS	l Receiv	ve FIFC	Not E	mpty				
										e FIFO i						
								1: F	Receive	e FIFO i	s not e	mpty.				
	1		TNF		RO		1	SS	l Transı	mit FIFC	) Not F	Full				
	·	0: Transmit FIFO is full.														
										it FIFO		ull.				
	0		TFE		R0		1									
	U		IFE		κU		1			mit FIF0 it FIF0 i	-	-				
										it FIFO						
								1.	110115111		is emp	<b>.</b> y.				

#### Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

**SSICPSR** is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

	Offset 0x0	10																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	1		1 1	1			1 1			I					1			
								rese	rved									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			1 1				1 1			1				1	I			
				reser	ved							CPSE	VSR					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
В	it/Field		Name		Туре		Reset	De	scriptior	า								
					71 -				Decemption									
	31:8		reserved	ł	RO		0	Re	served b	oits retu	ırn an iı	ndeterm	inate v	alue, ar	nd shou	ıld		
				-			•		/er be c					,				
								nover be changed.										
	7:0	C	PSDVS	R	R/W		0	SS	I Clock	Prescal	e Divis	or						
							0	SSI Clock Prescale Divisor										
								Thi	his value must be an even number from 2 to 254, depending									
								the freq						-	-			

reads.

SSI Clock Prescale (SSICPSR)

SSI Interrupt Mask (SSIIM)

#### Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

	Offset 0x0	14																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	'			'	· · · ·			rese	rved		•		•			'		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
						res	erved						TXIM	RXIM	RTIM	RORIM		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0		
E	Bit/Field		Name		Туре		Reset	Description										
	31:4	I	reserved	1	RO		0		served l /er be c			ndetern	ninate v	alue, a	nd shou	blu		
	3		TXIM		R/W		0	SS	I Transr	nit FIF0	D Interro	upt Ma	sk					
													ition inte	arrunt is	mask	he		
														•				
								1:		nait-tu	III or les	s cona	ition inte	errupt is	s not m	asked.		
	2		RXIM		R/W		0	SS	I Receiv	/e FIFC	) Interru	ipt Mas	k					
								0: F	RX FIFO	) half-fu	ull or mo	ore con	dition in	terrupt	is mas	ked.		
																nasked.		
								1.1	~~~					nenupi	15 1101 1	naskeu.		
	1		RTIM		R/W		0	SS	I Receiv	/e Time	-Out In	terrupt	Mask					
								0: F	RX FIFC	D time-o	out inter	rupt is	masked	ł.				
								1: F		) time-a	out inter	rupt is	not mas	sked.				
												-						
	0		RORIM		R/W		0	SS	I Receiv	/e Ovei	run Inte	errupt N	/lask					
								0: F	RX FIFC	) overru	un inter	rupt is i	masked					
								1: F	RX FIFC	) overru	un inter	rupt is i	not mas	ked.				

October 6, 2006

#### Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

	SSI Raw Offset 0x0		rupt Stat	us (SS	(RIS)												
	31	30	29	28		27	26	25	24	23	22	21	20	19	18	17	16
[	i		i	1	i	i		1 1	rese	i i erved		1	i i	i	İ	i	i
Type Reset	RO 0	RO 0	RO 0	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12		11	10	9	8	7	6	5	4	3	2	1	0
	T		1	1	1		res	erved		1 1		1	1	TXRIS	RXRIS	RTRIS	RORRIS
Type Reset	RO 0	RO 0	RO 0	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0
Bit/Field Name Type Reset Description						ı											
	31:4		reserv	ed		RO		0	Reserved bits return an indeterminate value, and should never be changed.							uld	
	3		TXRI	S		RO		1						pt Status ) is half f		ss, whe	en set.
	2		RXRI	S		RO		0	Indicates that the transmit FIFO is half full or less, when set. SSI Receive FIFO Raw Interrupt Status Indicates that the receive FIFO is half full or more, when set.								
	1		RTRI	S		RO		0	Indicates that the receive FIFO is half full or more, when set. SSI Receive Time-Out Raw Interrupt Status Indicates that the receive time-out has occurred, when set.								
	0		RORR	IS		RO		0						rrupt Sta has ove		, when	set.

#### Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The **SSIMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

	SSI Mas	ked In	terrupt Sta	atus (SS	SIMIS)											
	Offset 0x0	1C														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	i I		i i		i i		i i	rese	i erved	i	i	i	i	i		•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1 1		г г	res	erved		I	I	I	1	TXMIS	RXMIS	RTMIS	RORMIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Name		Туре		Reset	De	scriptio	n						
								indeterr	ninate v	alue, ar	nd shou	uld				
never be change 3 TXMIS RO 0 SSI Transmit FIF Indicates that the										ss, whe	en set.					
Indicates that the transmit FIFO is h 2 RXMIS RO 0 SSI Receive FIFO Masked Interrupt Indicates that the receive FIFO is ha						•		ore, wh	en set.							
	1		RTMIS		RO		0 SSI Receive Time-Out Masked Interrupt Status							n set.		
	0		RORMIS	6	RO		<ul> <li>Indicates that the receive time-out has occurred, when so</li> <li>0 SSI Receive Overrun Masked Interrupt Status</li> <li>Indicates that the receive FIFO has overflowed, when se</li> </ul>								set.	

SSI Masked Interrupt Status (SSIMIS)

#### Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

	SSI Inter Offset 0x02	-	lear (SSI	(CR)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[			т т 		I	1	· ·	rese	erved		1	1	1	1	I	I
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1 1		I	1	reserv	ved	1 1		I	I	1	1	RTIC	RORIC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	WIC
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Field Name Type Reset Description																
31:2 reserved RO 0 Reserved bits return an indeterminate value, and should never be changed.								uld								
	1		RTIC		W10	2	0	SS	I Receiv	e Time	e-Out In	terrupt	Clear			
	•		e				Ũ					lionapt	Cicai			
									No effec		-					
								1:	Clears ir	nterrup	t.					
	0		RORIC		W10	C	0	SS	I Receiv	ve Ove	rrun Int	errupt C	Clear			
								0:	No effec	t on inf	terrupt.					
								1:	Clears ir	nterrup	t.					
										P	-					

#### Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

	Offset 0xI	FD0		,	. ,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		1 1			i		1 1	res	erved		Î			1	Ì	i
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[				rese	rved		1 1				I	PII	D4	I	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/	Field	Ν	lame		Туре		Reset		Descrip	otion						
3	1:8	res	served		RO		0		Reserven b			an indet	ermina	te value	e, and s	hould
7	7:0	F	PID4		RO		0x00		SSI Pe	ripheral	ID Reg	gister[7:	0]			

SSI Peripheral Identification 4 (SSIPeriphID4)

#### Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.



SSI Peripheral Identification 5 (SSIPeriphID5)

#### Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

(	Offset 0x	FD8														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		1				I	1	res	erved	I	I	1		I	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		1 1	1	resei	rved	1	1 1			I	I	PI	D6	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/	Field	Ν	lame		Туре		Reset		Descrip	otion						
3	1:8	res	served		RO		0		Reserv never b			an indet	ermina	te value	e, and s	should
7	<b>'</b> :0	F	PID6		RO		0x00		SSI Pe	riphera	I ID Re	gister[23	3:16]			

SSI Peripheral Identification 6 (SSIPeriphID6)

#### Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

(	Offset 0xF	FDC		,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[			i	Î			· ·	res	erved		Ì	1 1		1	İ	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				resei	rved		1 1				1	PII	07	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/	Field	Ν	lame		Туре		Reset		Descrip	otion						
3	1:8	res	served		RO		0		Reserv never b			an indet	ermina	te value	e, and s	hould
7	<b>'</b> :0	F	PID7		RO		0x00		SSI Pe	ripheral	I ID Re	gister[31	:24]			

SSI Peripheral Identification 7 (SSIPeriphID7)

#### Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

	5511011	phorai	Identifier	1011 0 (	oon one	mD0)										
	Offset 0xF	FEO														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1						1	1			1			
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1		1		1			1	1		r	1	1	
				reser	ved							PI	D0			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0
в	it/Field		Name		Туре		Reset	De	scriptio	n						
D			Name		турс		Reset	De	scriptio							
	31:8		reserved	A	RO		0	Po	aanvad	bits retu	irn on ii	adatara	ainata y		ndaha	ud
	31.0		reserved	u	RU		0					luelem	inale v	alue, a	nu snot	liu
								nev	er be o	changed	1.					
7:0 PID0 RO 0x22						SS	I Periph	neral ID	Registe	er[7:0]						
								Ca		od by s	oftware	to iden	tify the	nrecon	co of th	ie
Can be used by software to ide peripheral.										preser		13				
								per	ipneral	•						

SSI Peripheral Identification 0 (SSIPeriphID0)

#### Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.



SSI Peripheral Identification 1 (SSIPeriphID1)

#### Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

•	5511011	pherai	Identifica	111011 2 (	oon cut	$mD_2$										
(	Offset 0xF	E8														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1		1 1			rese	rved			I	1	I	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'			rese	rved							Pl	ID2	I	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0
Reset     0     0     0     0     0     0     0     0     1     1       Bit/Field     Name     Type     Reset     Description																
	Bit/Field Name 31:8 reserved			ł	RO		0			bits retu hanged		ndeterr	ninate v	value, a	ind sho	uld
7:0 PID2 RO 0x18						SS	I Periph	eral ID	Regist	er [23:1	6]					
	7.0 FID2 KO 0X1								n be us ipheral.	•	oftware	to ider	ntify the	preser	nce of th	nis

SSI Peripheral Identification 2 (SSIPeriphID2)

#### Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.



SSI Peripheral Identification 3 (SSIPeriphID3)

#### Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0


The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.



October 6, 2006

#### Register 19: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4


The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.



value.

#### Register 20: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8


The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.



October 6, 2006

#### Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.



October 6, 2006

# **13** Analog Comparators

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S310 controller provides three independent integrated analog comparators that can be configured to drive an output<sup>1</sup> or generate an interrupt.


A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence. The interrupt generation logic is separate.

### 13.1 Block Diagram





<sup>1.</sup>Not all comparators have the option to drive an output pin. See Table 13-1, Table 13-2 and Table 13-3 for more information.


# **13.2** Functional Description

Important: It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

As shown in Figure 13-2, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.

#### Figure 13-2. Structure of Comparator Unit



A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN). The operating modes of the comparators are shown in Table 13-1, Table 13-2 and Table 13-3.

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin.

**Important:** Certain register bit values must be set before using the analog comparators. The proper pad configuration for the comparator input and output pins are described in Table 8-1 on page 108.

ACCNTL0		Compa	arator 0	
ASRCP	VIN-	VIN+	Output	Interrupt
00	C0-	C0+	C0o	yes
01	C0-	C0+	C0o	yes
10	C0-	Vref	C0o	yes
11	C0-	reserved	C0o	yes

Table 13-1. Comparator 0 Operating Mo	des
---------------------------------------	-----

ACCNTL1		Compa	irator 1	
ASRCP	VIN-	VIN+	Output	Interrupt
00	C1-	C1o/C1+ <sup>a</sup>	C1o/C1+	yes
01	C1-	C0+	C1o/C1+	yes
10	C1-	Vref	C1o/C1+	yes
11	C1-	reserved	C1o/C1+	yes

#### Table 13-2. Comparator 1 Operating Modes

a. C1o and C1+ signals share a single pin and may only be used as one or the other.

#### Table 13-3. Comparator 2 Operating Modes


ACCNTL2		Compa	rator 2	
ASRCP	VIN-	VIN+	Output	Interrupt
00	C2-	C2o/C2+ <sup>a</sup>	C2o/C2+	yes
01	C2-	C0+	C2o/C2+	yes
10	C2-	Vref	C2o/C2+	yes
11	C2-	reserved	C2o/C2+	yes

a. C2o and C2+ signals share a single pin and may only be used as one or the other.

#### 13.2.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 13-3. This is controlled by a single configuration register (**ACREFCTL**). Table 13-4 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally.

#### Figure 13-3. Comparator Internal Reference Structure



ACREFCI	L Register	Output Reference Voltage Based on VREF Field Value					
EN Bit Value RNG Bit Value		Output Reference voltage Based on VREP Field value					
EN=0	RNG=X	0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference.					

ACREFCT	L Register	Output Poference Voltage Pased on VPEE Field Volue
EN Bit Value	RNG Bit Value	Output Reference Voltage Based on VREF Field Value
EN=1	RNG=0	Total resistance in ladder is 32 R.
		$V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_T}$
		$V_{REF} = AV_{DD} \times \frac{(VREF + 8)}{32}$
		$V_{REF} = 0.825 + 0.103 \cdot VREF$
		The range of internal reference in this mode is 0.825–2.37 V.
	RNG=1	Total resistance in ladder is 24 R.
		$V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_T}$
		$V_{REF} = AV_{DD} \times \frac{(VREF)}{24}$
		$V_{REF} = 0.1375 \cdot VREF$
		The range of internal reference for this mode is 0.0–2.0625 V.

Table 13-4. Internal Reference Voltage and ACREFCTL Field Values (Continued)

## 13.3 Initialization and Configuration

The following example shows how to configure analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator 0 clock by writing a value of 0x00100000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the GPIO port/pin associated with C0- as a GPIO input.
- **3.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000030C.
- 4. Configure comparator 0 to use the internal voltage reference and to *not* output a value on the C00 pin by writing the **ACCTL0** register with the value of 0x0000040C.
- 5. Delay for some time.
- 6. Read the comparator output value by reading the **ACSTAT0** register's OVAL value.

Change the level of the signal input on CO- to see the OVAL value change.

# 13.4 Register Map

Table 13-5 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003C000.

Offset	Name	Reset	Туре	Description	See page
0x00	ACMIS	0x00000000	RO	Interrupt status	273
0X04	ACRIS	0x00000000	RO	Raw interrupt status	274
0X08	ACINTEN	0x00000000	R/W	Interrupt enable	275
0x10	ACREFCTL	0x00000000	R/W	Reference voltage control	276
0x20	ACSTAT0	0x00000000	RO	Comparator 0 status	277
0x40	ACSTAT1	0x00000000	RO	Comparator 1 status	277
0x60	ACSTAT2	0x00000000	RO	Comparator 2 status	277
0x24	ACCTL0	0x00000000	RW	Comparator 0 control	278
0x44	ACCTL1	0x00000000	RW	Comparator 1 control	278
0x64	ACCTL2	0x00000000	RW	Comparator 2 control	278

Table 13-5. Analog Comparator Register Map

# 13.5 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.

#### Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00

This register provides a summary of the interrupt status (masked) of the comparators.

Analog Comparator Masked Interrupt Status (ACMIS) Offset 0x000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1 1		I	1		ſ	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					•		reser	ved						IN2	IN1	IN0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0

Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
2	IN2	RO	0	Comparator 2 Masked Interrupt Status Gives the masked interrupt state of this interrupt.
1	IN1	RO	0	Comparator 1 Masked Interrupt Status Gives the masked interrupt state of this interrupt.
0	INO	RO	0	Comparator 0 Masked Interrupt Status Gives the masked interrupt state of this interrupt.

1

0

#### Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04

This register provides a summary of the interrupt status (raw) of the comparators.

	Analog ( Offset 0x0	-	ator Rav	/ Interr	upt Statu	s (ACR	IS)									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Ì		i i		1 1			rese	rved			Í	Î	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1		1		res	erved				1	1	IN2	IN1	IN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
	Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0							0 Descri	o ption	0	0	0	0	0	0	0
									P							
3	31:3 reserved RO						0	Reserv be cha		return	an inde	etermina	ate valu	e, and s	should I	never
	2		IN2		RO		0		set, ind trator 2.		hat an	interrup	ot has b	een ger	nerated	by

IN1	RO	0	When set, indicates that an interrupt has been generated by comparator 1.
INO	RO	0	When set, indicates that an interrupt has been generated by

# 0 When set, indicates that an interrupt has been generated by comparator 0.

#### Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x08

This register provides the interrupt enable for the comparators.

Analog Comparator Interrupt Enable (ACINTEN) Offset 0x08 31 30 29 28 27 26 25 24 23 22 21 2019 18 17 16 reserved Type Reset RO 0 RO 0 RO 0 RO RO RO 0 RO RO 0 RO 0 RO 0 RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 7 6 4 8 5 3 2 1 0 IN2 IN1 IN0 reserved R/W 0 R/W 0 Type Reset RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 R/W 0

Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
2	IN2	R/W	0	When set, enables the controller interrupt from the comparator 2 output
1	IN1	R/W	0	When set, enables the controller interrupt from the comparator 1 output.
0	IN0	R/W	0	When set, enables the controller interrupt from the comparator 0 output.

#### Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10

This register specifies whether the resistor ladder is powered on as well as the range and tap.

Analog Comparator Reference Voltage Control (ACREFCTL) Offset 0x010

,	Offset 0x0	10														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1				1	rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset							9		7							0
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
							EN	RNG						VR	EF	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit	/Field		Name		Туре		Reset	Des	cription							
3	1:10	r	eserved		RO		0			oits retun nanged.		determ	inate va	alue, an	d shoul	ld
	9		EN		R/W		0	on.	lf 0, the	specifie resisto onnecte	r ladde	r is unp	owered			
										eset to nount o						
	8		RNG		R/W		0	resis	stor lad	t specifi der has a total r	a total	resista	nce of 3			
	7:4	r	eserved		RO		0			oits retuinanged.		determ	inate va	alue, an	d shoul	ld
	3:0		VREF		R/W		0	pass corr volta	sed thro espond age ava	bit field bugh an ling to th lilable fo utput ref	analog ne tap p or comp	g multip position arison.	lexer. T is the i See Ta	he volta nternal ble 13-4	age referen	се

#### Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x20

Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x40

#### Register 7: Analog Comparator Status 2 (ACSTAT2), offset 0x60

These registers specify the current output value of that comparator.

	maiog	compa	inator Stat	us 0 (1	Conni	))										
(	Offset 0x0	20														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		1	1						1	1		1	1
I								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	í		1 1		1	I I			i i			1	1			
I							reser	rved							OVAL	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	t/Field		Name		Туре		Reset	Des	cription							
					51				•							
:	31:2		reserved		RO		0	Res	erved b	its retu	rn an ir	ndeterm	ninate va	alue, ar	nd shou	ld
							•		Reserved bits return an indeterminate value, and should never be changed.							
									01 00 011	ungeu.						
	1		OVAL		RO		0	The	OVAT h	it snoc	ifios the		nt outpu	t valua	of the	
	1		OVAL		NO		0			•	mes un	e curre	ni ouipu	i value		
								CON	parator.							
	0						0	Dee	م ام م ا							ام ا
	0		reserved		RO		0					laetern	ninate va	aiue, ar	ia shou	ia
								nev	er be ch	anged.						

Analog Comparator Status 0 (ACSTAT0)

#### Register 8: Analog Comparator Control 0 (ACCTL0), offset 0x24

#### Register 9: Analog Comparator Control 1 (ACCTL1), offset 0x44

#### Register 10: Analog Comparator Control 2 (ACCTL2), offset 0x64

These registers configure that comparator's input and output.

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1				1 1		1 1	rese	rved	1	1				1	1
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		reserved		1	AS	RCP		rese	rved	1	ISLVAL	ISI	EN	CINV	reserv
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0
Bit	/Field		Name		Туре		Reset	Des	criptior	ı						
			lamo						-							
3	1:11	re	eserved		RO		0			bits retu hanged		ndetermi	nate va	alue, ar	nd shou	ld
1	0:9	ŀ	ASRCP R/W		R/W		0	VIN		nal of t		s the sou parator.				
								AS	SRCP	Fund	ction					
									00	Pin	value					
									01	Pin	value o	f C0+				
									10	Inter						
									11	Res	erved					
	8:5	re	eserved		RO		0		Reserved bits return an indeterminate value, and should never be changed.							
	4	I	SLVAL		R/W		0	The ISLVAL bit specifies the sense value of the input generates an interrupt if in Level Sense mode. If 0, ar interrupt is generated if the comparator output is Low. Otherwise, an interrupt is generated if the comparator is High.								
:	3:2		ISEN		R/W		0		genera			the sens pt. The s				
									ISEN	Fu	unction					
									00	Le	evel ser	nse, see	ISLVA	L		
									01	Fa	alling ed	dge				
									10	Ri	sing ed	lge				

Bit/Field	Name	Туре	Reset	Description
1	CINV	R/W	0	The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.

# 14 Pulse Width Modulator (PWM)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.


The LM3S310 PWM module consists of three PWM generator blocks and a control block. Each PWM generator block contains one timer (16-bit down or up/down counter), two comparators, a PWM signal generator, a dead-band generator, and an interrupt selector. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

Each PWM generator block produces two PWM signals that can either be independent signals (other than being based on the same timer and therefore having the same frequency) or a single pair of complementary signals with dead-band delays inserted. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins.

The LM3S310 PWM module provides a great deal of flexibility. It can generate simple PWM signals, such as those required by a simple charge pump. It can also generate paired PWM signals with dead-band delays, such as those required by a half-H bridge driver. It can also generate the full six channels of gate controls required by a 3-Phase inverter bridge.

# 14.1 Block Diagram

Figure 14-1 provides a block diagram of a Stellaris PWM module. The LM3S310 controller contains three generator blocks (PWM0, PWM1, and PWM2) and generates six independent PWM signals or three paired PWM signals with dead-band delays inserted.



#### Figure 14-1. PWM Module Block Diagram

# 14.2 Functional Description

#### 14.2.1 PWM Timer


The timer in each PWM generator runs in one of two modes: Count-Down mode or Count-Up/ Down mode. In Count-Down mode, the timer counts from the load value to zero, goes back to the load value, and continues counting down. In Count-Up/Down mode, the timer counts from zero up to the load value, back down to zero, back up to the load value, and so on. Generally, Count-Down mode is used for generating left- or right-aligned PWM signals, while the Count-Up/Down mode is used for generating center-aligned PWM signals.


The timers output three signals that are used in the PWM generation process: the direction signal (this is always Low in Count-Down mode, but alternates between Low and High in Count-Up/Down mode), a single-clock-cycle-width High pulse when the counter is zero, and a single-clock-cycle-width High pulse when the counter is equal to the load value. Note that in Count-Down mode, the zero pulse is immediately followed by the load pulse.


#### 14.2.2 **PWM Comparators**

There are two comparators in each PWM generator that monitor the value of the counter; when either match the counter, they output a single-clock-cycle-width High pulse. When in Count-Up/ Down mode, these comparators match both when counting up and when counting down; they are therefore qualified by the counter direction signal. These qualified pulses are used in the PWM generation process. If either comparator match value is greater than the counter load value, then that comparator never outputs a High pulse.

Figure 14-2 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Down mode. Figure 14-3 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Up/Down mode.









#### Figure 14-3. PWM Count-Up/Down Mode

#### 14.2.3 PWM Signal Generator

The PWM generator takes these pulses (qualified by the direction signal), and generates two PWM signals. In Count-Down mode, there are four events that can affect the PWM signal: zero, load, match A down, and match B down. In Count-Up/Down mode, there are six events that can affect the PWM signal: zero, load, match A down, match A up, match B down, and match B up. The match A or match B events are ignored when they coincide with the zero or load events. If the match A and match B events coincide, the first signal, PWMA, is generated based only on the match A event, and the second signal, PWMB, is generated based only on the match B event.

For each event, the effect on each output PWM signal is programmable: it can be left alone (ignoring the event), it can be toggled, it can be driven Low, or it can be driven High. These actions can be used to generate a pair of PWM signals of various positions and duty cycles, which do or do not overlap. Figure 14-4 shows the use of Count-Up/Down mode to generate a pair of center-aligned, overlapped PWM signals that have different duty cycles.






In this example, the first generator is set to drive High on match A up, drive Low on match A down, and ignore the other four events. The second generator is set to drive High on match B up, drive Low on match B down, and ignore the other four events. Changing the value of comparator A changes the duty cycle of the PWMA signal, and changing the value of comparator B changes the duty cycle of the PWMB signal.

#### 14.2.4 Dead-Band Generator

The two PWM signals produced by the PWM generator are passed to the dead-band generator. If disabled, the PWM signals simply pass through unmodified. If enabled, the second PWM signal is lost and two PWM signals are generated based on the first PWM signal. The first output PWM signal is the input signal with the rising edge delayed by a programmable amount. The second output PWM signal is the inversion of the input signal with a programmable delay added between the falling edge of the input signal and the rising edge of this new signal.

This is therefore a pair of active High signals where one is always High, except for a programmable amount of time at transitions where both are Low. These signals are therefore suitable for driving a half-H bridge, with the dead-band delays preventing shoot-through current from damaging the power electronics. Figure 14-5 shows the effect of the dead-band generator on an input PWM signal.

#### Figure 14-5. PWM Dead-Band Generator



#### 14.2.5 Interrupt Selector

The PWM generator also takes the same four (or six) counter events and uses them to generate an interrupt. Any of these events or a set of these events can be selected as a source for an interrupt; when any of the selected events occur, an interrupt is generated. The selection of events allows the interrupt to occur at a specific position within the PWM signal. Note that interrupts are based on the raw events; delays in the PWM signal edges caused by the dead-band generator are not taken into account.

#### 14.2.6 Synchronization Methods

There is a global reset capability that can synchronously reset any or all of the counters in the PWM generator. If multiple PWM generators are configured with the same counter load value, this can be used to guarantee that they also have the same count value (this does imply that the PWM generators must be configured before they are synchronized). With this, more than two PWM signals can be produced with a known relationship between the edges of those signals since the counters always have the same values.

The counter load values and comparator match values of the PWM generator can be updated in two ways. The first is immediate update mode, where a new value is used as soon as the counter reaches zero. By waiting for the counter to reach zero, a guaranteed behavior is defined, and overly short or overly long output PWM pulses are prevented.

The other update method is synchronous, where the new value is not used until a global synchronized update signal is asserted, at which point the new value is used as soon as the counter reaches zero. This second mode allows multiple items in multiple PWM generators to be updated simultaneously without odd effects during the update; everything runs from the old values until a point at which they all run from the new values. The Update mode of the load and comparator match values can be individually configured in each PWM generator block. It only makes sense to use the synchronous update mechanism across PWM generator blocks when the timers in those blocks are synchronized, though this is not required in order for this mechanism to function properly.

#### 14.2.7 Fault Conditions

There are two external conditions that affect the PWM block; the signal input on the Fault pin and the stalling of the controller by a debugger. There are two mechanisms available to handle such conditions: the output signals can be forced into an inactive state and/or the PWM timers can be stopped.

Each output signal has a fault bit. If set, a fault input signal causes the corresponding output signal to go into the inactive state. If the inactive state is a safe condition for the signal to be in for an extended period of time, this keeps the output signal from driving the outside world in a dangerous manner during the fault condition. A fault condition can also generate a controller interrupt.

Each PWM generator can also be configured to stop counting during a stall condition. The user can select for the counters to run until they reach zero then stop, or to continue counting and reloading. A stall condition does not generate a controller interrupt.

#### 14.2.8 Output Control Block

With each PWM generator block producing two raw PWM signals, the output control block takes care of the final conditioning of the PWM signals before they go to the pins. Via a single register, the set of PWM signals that are actually enabled to the pins can be modified; this can be used, for example, to perform commutation of a brushless DC motor with a single register write (and without modifying the individual PWM generators, which are modified by the feedback control loop). Similarly, fault control can disable any of the PWM signals as well. A final inversion can be applied to any of the PWM signals, making them active Low instead of the default active High.

## 14.3 Initialization and Configuration

The following example shows how to initialize the PWM Generator 0 with a 25-KHz frequency, and with a 25% duty cycle on the PWM0 pin and a 75% duty cycle on the PWM1 pin. This example assumes the system clock is 20 MHz.

- 1. Enable the PWM clock by writing a value of 0x00100000 to the **RCGC0** register in the System Control module.
- 2. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register.
- 3. Configure the **Run-Mode Clock Configuration (RCC)** register in the System Control module to use the PWM divide (USEPWMDIV) and set the divider (PWMDIV) to divide by 2 (000).
- 4. Configure the PWM generator for countdown mode with immediate updates to the parameters.
  - Write the **PWM0CTL** register with a value of 0x00000000.
  - Write the **PWM0GENA** register with a value of 0x000008C.
  - Write the **PWM0GENB** register with a value of 0x0000080C.
- 5. Set the period. For a 25-KHz frequency, the period = 1/25,000, or 40 microseconds. The PWM clock source is 10 MHz; the system clock divided by 2. This translates to 400 clock ticks per period. Use this value to set the **PWM0LOAD** register. In Count-Down mode, set the LOAD field in the **PWM0LOAD** register to the requested period minus one.
  - Write the **PWM0LOAD** register with a value of 0x0000018F.
- 6. Set the pulse width of the PWM0 pin for a 25% duty cycle.
  - Write the **PWM0CMPA** register with a value of 0x0000012B.
- 7. Set the pulse width of the PWM1 pin for a 75% duty cycle.

- Write the **PWM0CMPB** register with a value of 0x0000063.
- 8. Start the timers in PWM generator 0.
  - Write the **PWM0CTL** register with a value of 0x00000001.
- 9. Enable PWM outputs.
  - Write the **PWMENABLE** register with a value of 0x00000003.

# 14.4 Register Map

Table 14-2 lists the PWM registers. The offset listed is a hexadecimal increment to the register's address, relative to the PWM base address of 0x40028000.

Table 14-1. PWM Register Map (Sheet 1 of 2)

Offset	Name	Reset	Туре	Description	See page				
PWM Module Control									
0x000	PWMCTL         0x00000000         R/W         Master control of the PWM module								
0x004	PWMSYNC	0x00000000	R/W	Counter synchronization for the PWM generators					
0x008	PWMENABLE	0x00000000	R/W	Master enable for the PWM output pins	290				
0x00C	PWMINVERT	0x00000000	R/W	Inversion control for the PWM output pins	291				
0x010	PWMFAULT	0x00000000	R/W	Fault handling for the PWM output pins	292				
0x014	PWMINTEN	0x00000000	R/W	Interrupt enable	293				
0x018	PWMRIS	0x00000000	RO	Raw interrupt status	294				
0x01C	PWMISC	0x00000000	R/W1C	Interrupt status and clear	295				
0x020	PWMSTATUS	0x00000000	RO	Value of the Fault input signal	296				
PWM Gei	nerator 0								
0x040	PWM0CTL	0x00000000	R/W	Master control of the PWM0 generator block	297				
0x044	PWM0INTEN	0x00000000	R/W	Interrupt enable	299				
0x048	PWMORIS	0x00000000	RO	Raw interrupt status	300				
0x04C	PWM0ISC	0x00000000	R/W1C	Interrupt status and clear	301				
0x050	PWM0LOAD	0x00000000	R/W	Load value for the counter	302				
0x054	PWM0COUNT	0x00000000	RO	Current counter value	302				
0x058	PWM0CMPA	0x00000000	R/W	Comparator A value	304				
0x05C	PWM0CMPB	0x00000000	R/W	Comparator B value	305				
0x060	PWM0GENA	0x00000000	R/W	Controls PWM generator A	306				
0x064	PWM0GENB	0x00000000	R/W	Controls PWM generator B	308				
0x068	PWM0DBCTL	0x00000000	R/W	Control the dead-band generator	309				

Table 14-1.	PWM Register Map (Sheet 2 of 2)
-------------	---------------------------------

Offset	Name	Reset	Туре	Description	See page			
0x06C	PWM0DBRISE	0x00000000	R/W	Dead-band rising-edge delay count	310			
0x070	PWM0DBFALL	0x00000000	R/W	Dead-band falling-edge delay count	311			
PWM Generator 1								
0x080	PWM1CTL	0x00000000 R/W Master control of the PWM1 generator block						
0x084	PWM1INTEN	0x00000000	R/W	Interrupt enable	299			
0x088	PWM1RIS	0x00000000	RO	Raw interrupt status	300			
0x08C	PWM1ISC	0x00000000	R/W1C	Interrupt status and clear	301			
0x090	PWM1LOAD	0x00000000	R/W	Load value for the counter	302			
0x094	PWM1COUNT	0x00000000	RO	Current counter value	303			
0x098	PWM1CMPA	0x00000000	R/W	Comparator A value	304			
0x09C	PWM1CMPB	0x00000000	R/W	Comparator B value	305			
0x0A0	PWM1GENA	0x00000000	R/W	Controls PWM generator A	306			
0x0A4	PWM1GENB	0x00000000	R/W	Controls PWM generator B	308			
0x0A8	PWM1DBCTL	0x00000000	R/W	Control the dead-band generator	309			
0x0AC	PWM1DBRISE	0x00000000	R/W	Dead-band rising-edge delay count	310			
0x0B0	PWM1DBFALL	0x00000000	R/W	Dead-band falling-edge delay count	311			
PWM Gei	nerator 2		1		K			
0x0C0	PWM2CTL	0x00000000	R/W	Master control of the PWM2 generator block	306			
0x0C4	PWM2INTEN	0x00000000	R/W	Interrupt enable	308			
0x0C8	PWM2RIS	0x00000000	RO	Raw interrupt status	308			
0x0CC	PWM2ISC	0x00000000	R/W1C	Interrupt status and clear	308			
0x0D0	PWM2LOAD	0x00000000	R/W	Load value for the counter	309			
0x0D4	PWM2COUNT	0x00000000	RO	Current counter value	309			
0x0D8	PWM2CMPA	0x00000000	R/W	Comparator A value	309			
0x0DC	PWM2CMPB	0x00000000	R/W	Comparator B value	310			
0x0E0	PWM2GENA	0x00000000	R/W	Controls PWM generator A	310			
0x0E4	PWM2GENB	0x00000000	R/W	Controls PWM generator B	310			
0x0E8	PWM2DBCTL	0x00000000	R/W	Control the dead-band generator	311			
0x0EC	PWM2DBRISE	0x00000000	R/W	Dead-band rising-edge delay count	311			
0x0F0	PWM2DBFALL	0x00000000	R/W	Dead-band falling-edge delay count	311			

# 14.5 Register Descriptions

The remainder of this section lists and describes the PWM registers, in numerical order by address offset.

#### Register 1: PWM Master Control (PWMCTL), offset 0x000

This register provides master control over the PWM generation blocks.

PWM Master Control (PWMCTL)																
Offset 0x000																
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1	1	г г		1 1	r00	erved					1	•	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	I		I	1	· · ·				1							
l								reserved							GlobalSync1	GlobalSync0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
10000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	Bit/Field		Name		Туре	Type Reset		Γ	Description							
;	31:3 reserved RO (		0		Reserved bits return an indeterminate value, and should never be changed.					bluc						
	2 GlobalSync2 R		R/W	0		S	Same as GlobalSync0 but for PWM generator 2.									
1 Glob		obalSyn	ic1	R/W 0		5	Same as GlobalSync0 but for PWM generator 1.									
	0 GlobalSync0 R/W 0 Setting this bit causes any queued update to a load or comparator register in PWM generator 0 to be applied next time the corresponding counter becomes zero. The automatically clears when the updates have complete							ed the This bit								

cannot be cleared by software.

#### Register 2: PWM Time Base Sync (PWMSYNC), offset 0x004

This register provides a method to perform synchronization of the counters in the PWM generation blocks. Writing a bit in this register to 1 causes the specified counter to reset back to 0; writing multiple bits resets multiple counters simultaneously. The bits auto-clear after the reset has occurred; reading them back as zero indicates that the synchronization has completed.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	1				1 1		1 1	res	erved	1	1	i	1	1	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[			1 1		1 1		reserved		1	I	I	I	1	Sync2	Sync1	Sync0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
	Bit/Field 31:3		Name		Type RO		Reset 0		Descript			indata	rminata	volue	and ab	
· · ·								r	Reserve lever be	e change	əd.					Julu
	2 Sync2			R/W		0		Perform				-				
	1		Sync1		R/W		0		Perform			-	-			
	0		Sync0		R/W		0	F	Perform	s a rese	t of the	PWM g	generat	or 0 cou	unter.	

#### PWM Time Base Sync (PWMSYNC) Offset 0x004

#### Register 3: PWM Output Enable (PWMENABLE), offset 0x008

This register provides a master control of which generated PWM signals are output to device pins. By disabling a PWM output, the generation process can continue (for example when the time bases are synchronized) without driving PWM signals to the pins. When bits in this register are set, the corresponding PWM signal is passed through to the output stage, which is controlled by the **PWMINVERT** register. When bits are not set, the PWM signal is replaced by a zero value which is also passed to the output stage.

0	Offset 0x008															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		1	1 1		1 1		1 1	re	served	1	1		1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
resor	-						9	8		6		4				
1	15	14	13	12	11	10	<del>т т</del>	8	7	0	5	4	3	2	1	0
					reser	ved					PWM5En	PWM4En	PWM3En	PWM2En	PWM1En	PWM0En
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре		Reset		Descript	ion						
;	31:6	I	reserved		RO		0		Reserve never be			n indete	erminate	e value,	and sh	ould
	5	F	PWM5Er	١	R/W		0		When se to the de		•	enerate	d PWM	5 signa	l to be p	bassed
	4	F	PWM4Er	١	R/W		0		When se to the de		-	enerate	d PWM	4 signa	l to be p	bassed
	3	F	PWM3Er	١	R/W		0		When se to the de		•	enerate	d PWM	3 signa	l to be p	bassed
	2	F	PWM2Er	١	R/W		0		When se to the de		•	enerate	d PWM	2 signa	l to be p	assed
	1	F	PWM1Er	١	R/W		0		When se to the de			enerate	d PWM	1 signa	l to be p	assed
	0	F	PWM0Er	ı	R/W		0		When se to the de		•	enerate	d PWM	0 signa	l to be p	assed

#### PWM Output Enable (PWMENABLE) Offset 0x008

#### Register 4: PWM Output Inversion (PWMINVERT), offset 0x00C

This register provides a master control of the polarity of the PWM signals on the device pins. The PWM signals generated by the dead-band block are active High; they can optionally be made active Low via this register. Disabled PWM channels are also passed through the output inverter (if so configured) so that inactive channels maintain the correct polarity.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		i	i i		1 1		1 1	re	eserved	i	i	I	i	i	i	i
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		reser	ved	1 1		1	1	PWM5Inv	PWM4Inv	PWM3Inv	PWM2Inv	PWM1Inv	PWM0Inv
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	t/Field	Name			Туре		Reset		Descript	ion						
:	31:6				RO		0		Reserve never be			indete	rminate	value,	and sh	ould
	5	F	WM5Inv	/	R/W		0		When se	et, the g	enerate	ed PWN	15 signa	al is invo	erted.	
	4	F	WM4Inv	/	R/W		0		When se	et, the g	enerate	ed PWM	14 signa	al is invo	erted.	
	3	F	PWM3Inv				0		When se	et, the g	enerate	ed PWM	13 signa	al is invo	erted.	
	2	PWM2Inv			R/W		0		When se	et, the g	enerate	ed PWM	12 signa	al is invo	erted.	
	1	PWM1Inv			R/W		0		When se	et, the g	enerate	ed PWN	11 signa	al is invo	erted.	
	0	F	R/W		0		When se	et, the g	enerate	ed PWN	10 signa	al is invo	erted.			

#### PWM Output Inversion (PWMINVERT)

Offset 0x00C

#### Register 5: PWM Output Fault (PWMFAULT), offset 0x010

This register controls the behavior of the PWM outputs in the presence of fault conditions. Both the fault input and debug events are considered fault conditions. On a fault condition, each PWM signal can either be passed through unmodified or driven Low. For outputs that are configured for pass-through, the debug event handling on the corresponding PWM generator also determines if the PWM signal continues to be generated.

Fault condition control happens before the output inverter, so PWM signals driven Low on fault are inverted if the channel is configured for inversion (therefore, the pin is driven High on a fault condition).

PWM Output Fault (PWMFAULT) Offset 0x010

	Onset ono	10														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		г т	1			1	1	1	1	1	1	1		1	1
								re	eserved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	15	14	1.5	12		10	,	-	-	1	, ,	+	, I	-	1	
					reser	rved					Fault5	Fault4	Fault3	Fault2	Fault1	Fault0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре		Reset	t	Descript	tion						
					• •				-							
:	31:6	re	eserved		RO		0		Reserve	d bits re	eturn an	indete	rminate	value.	and sh	ould
		-					-							,		
		never be changed.														
	~						0						in al ia	ا مرم بالترام		a fault
	5		Fault5		R/W		0		When so			utput si	ignal is	anven	Low on	a lault
									conditio	n.						
	4		Fault4		R/W		0		When se	et, the P	WM4 o	utput si	ignal is	driven l	Low on	a fault
									conditio	n.						
	3		Fault3		R/W		0		When se	et the P	WM3 o	utout si	ional is	driven l	l ow on	a fault
	Ũ		i dano				Ũ		conditio			acparo	ignai io	anvon	2011 011	andan
									conulio							
	~		EIIO				0		14/1					dati ya n		- 6 14
	2		Fault2		R/W		0		When so			utput si	ignal is	ariven i	Low on	a fault
									conditio	n.						
	1		Fault1		R/W		0		When se	et, the P	WM1 o	utput si	ignal is	driven l	Low on	a fault
									conditio	n.						
	0		Fault0		R/W		0		When se	et, the P	WM0 o	utout si	ional is	driven l	l ow on	a fault
	-						Ŭ		conditio				.g. 101 10			~ 10010
									conditio							

#### Register 6: PWM Interrupt Enable (PWMINTEN), offset 0x014

This register controls the global interrupt generation capabilities of the PWM module. The events that can cause an interrupt are the fault input and the individual interrupts from the PWM generators.

	Offset 0x0	14														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	i		i				1 1	reserve	d l	I	i	1 1		1	i	IntFault
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			l		1 1		reserved		I		l	1 1		IntPWM2	IntPWM1	IntPWM0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
Bi	t/Field		Name		Туре		Reset		Descripti	on						
3	31:17	I	reserved	l	RO		0		Reserve never be			n indeter	minate	e value,	and sho	buld
	16	IntFault			R/W		0		When 1, asserted		rrupt o	ccurs wh	ien the	e fault in	put is	
	15:3	I	reserved	l	RO		0		Reserve never be			n indeter	minate	e value,	and sho	buld
	2	I	ntPWM2	2	R/W		0		When 1, block as:				ien the	e PWM (	generat	or 2
	1	I	ntPWM1	I	R/W		0		When 1, block as		-		ien the	e PWM (	generat	or 1
	0	ntPWM	R/W		0		When 1, block as		•		ien the	e PWM g	generat	or 0		

PWM Interrupt Enable (PWMINTEN)

#### Register 7: PWM Raw Interrupt Status (PWMRIS), offset 0x018

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller. The fault interrupt is latched on detection; it must be cleared through the **PWM Interrupt Status and Clear (PWMISC)** register (see page 295). The PWM generator interrupts simply reflect the status of the PWM generators; they are cleared via the interrupt status register in the PWM generator blocks. Bits set to 1 indicate the events that are active; a zero bit indicates that the event in guestion is not active.

,	Offset 0x0.	10														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	1		1 1		1 1		1 1	reserv	ed	1	1	1	1	1	1	IntFault
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[			1 1		1 1		reserved		I	I	I	1		IntPWM2	IntPWM	l IntPWM0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	t/Field	d Name reserved			Туре	Ū	Reset		Descript		0	0	Ū	0	0	0
3	1:17	r	eserved		RO		0		Reserve never be			n indete	erminate	e value,	and sh	ould
	16		IntFault		RO		0		Indicates	s that th	ne fault	input h	as beer	asserte	ed.	
	15:3	r	eserved		RO		0		Reserve never be			n indete	erminate	e value,	and sh	ould
	2	h	ntPWM2		RO		0		Indicates interrupt		ne PWN	1 gener	ator 2 b	lock is a	assertir	ng its
	1	lı	ntPWM1		RO		0		Indicates interrupt		ne PWM	1 gener	ator 1 b	lock is a	assertir	ng its
	0	lı	ntPWM0		RO		0		Indicates interrupt		ne PWM	1 gener	ator 0 b	olock is a	assertir	ng its

PWM Raw Interrupt Status (PWMRIS) Offset 0x018

#### Register 8: PWM Interrupt Status and Clear (PWMISC), offset 0x01C


This register provides a summary of the interrupt status of the individual PWM generator blocks. A bit set to 1 indicates that the corresponding generator block is asserting an interrupt. The individual interrupt status registers in each block must be consulted to determine the reason for the interrupt, and used to clear the interrupt. For the fault interrupt, a write of 1 to that bit position clears the latched interrupt status.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1		1 1		1 1	reserv	ed	i	i	1	1	1	1	IntFault
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C
Reset	-															-
I	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							reserved							IntPWM2	2IntPWM	1IntPWM0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Dia	t/Field		Nomo		Turne		Deast		Descript	lion						
DI	/ Field		Name		Туре		Reset		Descript	lion						
3	1:17	1	reserved		RO		0		Reserve	d bits re	eturn ar	n indete	rminate	e value,	and sh	ould
									never be							
														• .		
	16		IntFault		R/W1C		0		Indicate	s if the f	ault inp	out is as	serting	an inte	rrupt.	
	15:3		reserved		RO		0		Reserve	d bits re	eturn ar	n indete	rminate	e value.	and sh	ould
							-		never be					,		
										-						
	2	I	ntPWM2		RO		0		Indicate		PWM g	enerato	or 2 blo	ck is ass	serting	an
									interrupt	Ι.						
	1	I	ntPWM1		RO		0		Indicate	s if the F	PWM a	enerato	or 1 blo	ck is as	sertina	an
							-		interrupt		9					
					RO											
	0 IntPWM0						0		Indicate		PWM g	enerato	or 0 blo	ck is as	serting	an
									interrupt	ι.						

PWM Interrupt Status and Clear (PWMISC) Offset 0x01C

#### Register 9: PWM Status (PWMSTATUS), offset 0x020

This register provides the status of the Fault input signal.



#### Register 10: PWM0 Control (PWM0CTL), offset 0x040

#### Register 11: PWM1 Control (PWM1CTL), offset 0x080

#### Register 12: PWM2 Control (PWM2CTL), offset 0x0C0

These registers configure the PWM signal generation blocks (**PWM0CTL** controls the PWM generator 0 block, and so on). The Register Update mode, Debug mode, Counting mode, and Block Enable mode are all controlled via these registers. The blocks produce the PWM signals, which can be either two independent PWM signals (from the same counter), or a paired set of PWM signals with dead-band delays added.

The PWM0 block produces the PWM0 and PWM1 outputs, the PWM1 block produces the PWM2 and PWM3 outputs, and the PWM2 block produces the PWM4 and PWM5 outputs.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	1		1 1				1 1	res	erved	T	1	1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'				reser	ved		1	1	1	CmpBUp	dCmpAUpd	LoadUpd	Debug	Mode	Enable
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	t/Field		Name		Туре		Reset	I	Descript	ion						
3	31:6	r	eserved		RO		0		Reserve never be			n indete	rminate	value,	and sho	buld
	5	С	mpBUp	d	R/W		0	5	Same as	S CmpAl	Jpd but	for the	compar	ator B ı	egister	
	4	С	mpAUpo	t	R/W		0	ו ו נ פ	The Upd updates next time delayed synchror <b>Master (</b>	to the r e the co until the nous up	egister ounter is e next t date ha	are refl s 0. If 1, ime the as been	ected to update counter request	the co s to the is 0 aff ed thro	mparate registe er a ugh the	or the er are e <b>PWM</b>
	3	L	oadUpd		R/W		0	r c t ł	The Upd egister counter he next nas been <b>PWMC</b>	are refle is 0. If 1 time the n reque	ected to , updat e count sted th	the contes to the contes to the contes to the contest of the conte	unter the e registe after a s	e next t er are c ynchror	ime the lelayed nous up	until date
	2		Debug		R/W		0	(	The beh counter continue 1, the cc	stops ru s runnii	inning v ng agai	when it n when	next rea	ches 0	, and	

PWMn Control (PWMnCTL)

Bit/Field	Name	Туре	Reset	Description
1	Mode	R/W	0	The mode for the counter. If 0, the counter counts down from the load value to 0 and then wraps back to the load value (Count-Down mode). If 1, the counter counts up from 0 to the load value, back down to 0, and then repeats (Count-Up/Down mode).
0	Enable	R/W	0	Master enable for the PWM generation block. If 0, the entire block is disabled and not clocked. If 1, the block is enabled and produces PWM signals.

#### Register 13: PWM0 Interrupt Enable (PWM0INTEN), offset 0x044

#### Register 14: PWM1 Interrupt Enable (PWM1INTEN), offset 0x084

#### Register 15: PWM2 Interrupt Enable (PWM2INTEN), offset 0x0C4

These registers control the interrupt generation capabilities of the PWM generators (PWM0INTEN controls the PWM generator 0 block, and so on). The events that can cause an interrupt are:

- The counter being equal to the load register
- The counter being equal to zero
- The counter being equal to the comparator A register while counting up
- The counter being equal to the comparator A register while counting down
- The counter being equal to the comparator B register while counting up
- The counter being equal to the comparator B register while counting down

Any combination of these events can generate either an interrupt.

PWMn Interrupt/Trigger Enable (PWMnINTEN)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1			- T	eserved	1	1	1	1	I		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reser	rved					IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	l IntCntZero
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Di	t/Field		Name		Reset		Tune	_	Descrip	tion						
DI	l/Field		Name		Resei		Туре	3	Descrip	non						
:	31:6	r	eserved		RO		0		Reserve	ed bits re	eturn ar	n indete	rminate	value,	and sh	ould
									never b	e chang	ed.					
	5	In	tCmpBl	r	R/W		0		When 1	, an inte	errunt or	curs w	hen the	counte	r match	nes the
	U		котры	-	10,11		0			ator B va	•					
							-			• • •						
	4	In	tCmpBl	J	R/W		0			l, an inte ator B va						nes the
									compar					Scound	ng up.	
	3	In	tCmpAI	C	R/W		0			, an inte						
									compar	ator A va	alue an	d the co	ounter is	s counti	ng dow	'n.
	2	In	tCmpAl	J	R/W		0		When 1	, an inte	rrupt or	curs w	hen the	counte	r match	nes the
				-			-			ator A va	•					
	1	l.a.	tCntLoa	ام	R/W		0		\A/ham 4							
	I	In	ICHILOa	a	K/ VV		0			l, an inte L <b>OAD</b> re			nen ine	counte	matcr	ies the
											9.01011					
	0	In	tCntZer	0	R/W		0		When 1	, an inte	rrupt o	ccurs wl	hen the	counte	r is 0.	

#### Register 16: PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048

#### Register 17: PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088

#### Register 18: PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8

These registers provide the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller (**PWMORIS** controls the PWM generator 0 block, and so on). Bits set to 1 indicate the latched events that have occurred; a 0 bit indicates that the event in question has not occurred.

PWMn Raw Interrupt Status (PWMnRIS)

	31	30		29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1		1	1	1	- I	eserved	1	1	1	1	1	I	'
Туре	RO	RC	,	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14		13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		'		re	eserved				1	IntCmpB	D IntCmpBU	IntCmpAE	IntCmpAU	IntCntLoad	l IntCntZero
Туре	RO	RC	)	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	t/Field		Na	ame		Тур	e	Res	et	Descri	otion						
						,,											
:	31:6		res	erved		RC	)	0			ed bits r		n indete	erminate	e value,	and sh	ould
										neveri	be chang	jea.					
	5		IntC	mpBE	)	RC	)	0		Indicat	es that th	ne cour	nter has	matche	d the co	ompara	tor B
										value v	vhile cou	inting d	own.				
	4		IntC	mpBl	J	RC	)	0		Indicat	es that th	ne cour	nter has	matche	d the co	ompara	tor B
	-							-			vhile cou						
	2		1				<b>`</b>	0		ا معانم مع	+++			as stals a	ما 4 ام		1 A
	3		IntC	mpAE	)	RC	J	0			es that tł vhile cou			matche	ed the co	ompara	itor A
										, and e			•				
	2		IntC	mpAl	J	RC	)	0			es that th			matche	ed the co	ompara	tor A
										value v	vhile cou	inting u	р.				
	1		IntC	ntLoa	d	RC	)	0		Indicat	es that th	ne cour	nter has	matche	ed the P	WMnL	OAD
										registe	r.						
	0		IntC	ntZero	ר	RC	)	0		Indicat	es that th	ne cour	nter has	matche	ed 0.		
	5				-		-	Ŭ			ee that t						

#### Register 19: PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C

#### Register 20: PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C

#### Register 21: PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC

These registers provide the current set of interrupt sources that are asserted to the controller (**PWM0ISC** controls the PWM generator 0 block, and so on). Bits set to 1 indicate the latched events that have occurred; a 0 bit indicates that the event in question has not occurred. These are R/W1C registers; writing a 1 to a bit position clears the corresponding interrupt reason.

PWMn Interrupt Status (PWMnISC)

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'		1	1	1	1	т т	eserved	1	1	1	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		I	I	I	res	erved		I	I	I	IntCmpB	D IntCmpBU	J IntCmpAE	0 IntCmpAU	IntCntLoa	d IntCntZero
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
Bit	/Field		Name	Э	Туре	)	Rese	et	Descrip	otion						
(	31:6		reserve	ed	RO		0			ved bits r be chang		n indete	erminate	e value,	and sh	ould
	5	IntCmpBD			R/W1	С	0			es that tl vhile cou			matche	ed the c	ompara	ator B
	4	IntCmpBU			R/W1	С	0			es that tl vhile cou			matche	ed the c	ompara	ator B
	3	IntCmpAD			R/W1	С	0			es that tl vhile cou			matche	ed the c	ompara	ator A
	2		IntCmp	AU	R/W1	С	0			es that tl vhile cou			matche	ed the c	ompara	ator A
	1		IntCntLo	bad	R/W1	С	0		Indicat registe	es that tl r.	he cour	nter has	matche	ed the <b>P</b>	WMnL	OAD
	0		IntCntZ	ero	R/W1	С	0		Indicat	es that tl	he cour	nter has	matche	ed 0.		


#### Register 22: PWM0 Load (PWM0LOAD), offset 0x050

#### Register 23: PWM1 Load (PWM1LOAD), offset 0x090

#### Register 24: PWM2 Load (PWM2LOAD), offset 0x0D0

These registers contain the load value for the PWM counter (**PWM0LOAD** controls the PWM generator 0 block, and so on). Based on the counter mode, either this value is loaded into the counter after it reaches zero, or it is the limit of up-counting after which the counter decrements back to zero. If the Load Value Update mode is immediate, this value is used the next time the counter reaches zero; if the mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 288). If this register is re-written before the actual update occurs, the previous value is never used and is lost.

PWMn Load (PWMnLOAD)



#### Register 25: PWM0 Counter (PWM0COUNT), offset 0x054

#### Register 26: PWM1 Counter (PWM1COUNT), offset 0x094

#### Register 27: PWM2 Counter (PWM2COUNT), offset 0x0D4

These registers contain the current value of the PWM counter (**PWM0COUNT** controls the PWM generator 0 block, and so on). When this value matches the load register, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers, see page 306 and 308) or drive an interrupt (via the **PWMnINTEN** register, see page 299). A pulse with the same capabilities is generated when this value is zero.

	31		30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					•				re	served							
Type Reset	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																0	
1	15		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									. (	Count							
Туре	RO	1	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	Bit/Field			Name		Туре		Reset		Descrip	tion						
31:16			reserved		RO 0			Reserve never b			n indete	erminate	e value	, and sh	ould		
	15:0			Count		RO		0		The cur	rent val	ue of th	e coun	ter.			

PWMn Counter (PWMnCOUNT)

#### Register 28: PWM0 Compare A (PWM0CMPA), offset 0x058

#### Register 29: PWM1 Compare A (PWM1CMPA), offset 0x098

#### Register 30: PWM2 Compare A (PWM2CMPA), offset 0x0D8

These registers contain a value to be compared against the counter (**PWM0CMPA** controls the PWM generator 0 block, and so on). When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers) or drive an interrupt (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register (see page 302), then no pulse is ever output.

For comparator A, if the update mode is immediate (based on the CmpAUpd bit in the **PWMnCTL** register), then this 16-bit CompA value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 288). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		·		'				rese	erved	'	'	'			·	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		·	•	•				Co	mpA	•	•	•	•	•		
Type Reset	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	t/Field		Name		Туре		Reset	: C	escript	ion						
31:16			reserved		RO		0		Reserved bits return an indeterminate value, and should never be changed.							
	15:0		CompA		R/W		0	Т	he valu	ie to be	compa	red aga	ainst the	counte	er.	

PWMn Compare A (PWMnCMPA)

#### Register 31: PWM0 Compare B (PWM0CMPB), offset 0x05C

#### Register 32: PWM1 Compare B (PWM1CMPB), offset 0x09C

#### Register 33: PWM2 Compare B (PWM2CMPB), offset 0x0DC

These registers contain a value to be compared against the counter (**PWM0CMPB** controls the PWM generator 0 block, and so on). When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers) or drive an interrupt (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register, then no pulse is ever output.

For comparator B, if the update mode is immediate (based on the CmpBUpd bit in the **PWMnCTL** register), then this 16-bit CompB value is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 288). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•			l	•	•		rese	erved	•	•	•		•	•	' I
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1.5	14	1	12	1	10	<del>, , , , , , , , , , , , , , , , , , , </del>		1	i .	1	, , , , , , , , , , , , , , , , , , ,	1		1	
								Co	mpB							
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре		Reset	۵	Descripti	ion						
31:16		reserved			RO		0		Reserve lever be			indete	rminate	value,	and sh	ould
	15:0		CompB		R/W		0	Т	he valu	e to be	compa	red aga	ainst the	counte	er.	

PWMn Compare B (PWMnCMPB)

#### Register 34: PWM0 Generator A Control (PWM0GENA), offset 0x060

#### Register 35: PWM1 Generator A Control (PWM1GENA), offset 0x0A0

#### Register 36: PWM2 Generator A Control (PWM2GENA), offset 0x0E0

These registers control the generation of the PWMnA signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators (**PWM0GENA** controls the PWM generator 0 block, and so on). When the counter is running in Count-Down mode, only four of these events occur; when running in Count-Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.

The **PWM0GENA** register controls generation of the **PWM0A** signal; **PWM1GENA**, the **PWM1A** signal; and **PWM2GENA**, the **PWM2A** signal.

Each field in these registers can take on one of the values defined in Table 14-2, which defines the effect of the event on the output signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare A action is taken and the compare B action is ignored.

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Í			1	1	1 1		1 1		· .	1		1		1	1	'
l									served							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
resser		0				0			0	0		0		0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved			ActCn	ActCmpBD ActCmpB		рBU	ActCmpAD		ActC	CmpAU	ActLoad		Act	Zero	
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	/Field		Name		Туре		Reset	l	Descripti	ion						
3	1:12	r	reserved	k	RO		0		Reserve			n indeter	rminate	value,	and sh	ould
								I	never be	change	ed.					
				_												
1	1:10	A	ctCmpB	D	R/W		0		The action					ter mat	ches	
								(	compara	tor B wl	hile cou	unting de	own.			
	0.0	•					0	-	<b>T</b> he set		4-1					
	9:8	A	ctCmpB	iU	R/W		0		The actio						0	
									compara			0 1		,		
									Mode bit	in the <b>F</b>		JIL regi		ee page	= 297) 1	5 501
								, I	to 1.							
	7:6	Δ	ctCmpA	Л	R/W		0	-	The actio	on to he	taken	when th		ter mat	ches	
	7.0		ciompri		10/00		U		compara						01100	
									compara			and ing ut				
	5:4	A	ctCmpA	U	R/W		0	-	The action	on to be	taken	when th	ne coun	ter mat	ches	
				-			-		compara							ne
									Mode bit							
								-								

PWMn Generator A Control (PWMnGENA)

Bit/Field	Name	Туре	Reset	Description
3:2	ActLoad	R/W	0	The action to be taken when the counter matches the load value.
1:0	ActZero	R/W	0	The action to be taken when the counter is zero.

# Table 14-2. PWM Generator Action Encodings

Value	Description
00	Do nothing.
01	Invert the output signal.
10	Set the output signal to 0.
11	Set the output signal to 1.

#### Register 37: PWM0 Generator B Control (PWM0GENB), offset 0x064

#### Register 38: PWM1 Generator B Control (PWM1GENB), offset 0x0A4

#### Register 39: PWM2 Generator B Control (PWM2GENB), offset 0x0E4

These registers control the generation of the PWMnB signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators (**PWM0GENB** controls the PWM generator 0 block, and so on). When the counter is running in Down mode, only four of these events occur; when running in Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.

The **PWM0GENB** register controls generation of the **PWM0B** signal; **PWM1GENB**, the **PWM1B** signal; and **PWM2GENB**, the **PWM2B** signal.

Each field in these registers can take on one of the values defined in Table 14-2 on page 307, which defines the effect of the event on the output signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare B action is taken and the compare A action is ignored.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	T	1			1		1	re	served	1	1	1	1	1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	- I	resei	rved		ActCr	nnBD	ActCr	n mpBU	ActC	<b>1</b> mpAD	Actf	1 CmpAU	Act	Load	Act	I Zero
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	Bit/Field Name 31:12 reserved			Туре		Reset		Description								
3	1:12	re	eserved	l	RO		0		Reserve never be			n indete	rminate	e value,	and sh	ould
1	11:10 ActCmpBD		D	R/W		0		The action					iter mat	ches		
	9:8	ActCmpBU		U	R/W		0	1	The action compara Mode bit to 1.	tor B w	hile co	unting u	р. Оссі	urs only	when t	
	7:6	Ac	tCmpA	D	R/W		0		The action comparation comparation compare the second seco					iter mat	ches	
	5:4 ActCmpAU		U	R/W		0		The action to be taken when the comparator A while counting up. Mode bit in the <b>PWMnCTL</b> register			p. Occu	urs only	when t	he		
	3:2	А	ActLoad		R/W		0		The actio value.	on to be	e taken	when th	ne coun	iter mat	ches th	e load
	1:0 ActZero			R/W		0		The action	on to be	e taken	when th	ne coun	iter is 0.			


PWMn Generator B Control (PWMnGENB)

#### Register 40: PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068

#### Register 41: PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8

#### Register 42: PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8

The **PWM0DBCTL** register controls the dead-band generator, which produces the PWM0 and PWM1 signals based on the PWM0A and PWM0B signals. When disabled, the PWM0A signal passes through to the PWM0 signal and the PWM0B signal passes through to the PWM1 signal. When enabled, the PWM0B signal is ignored; the PWM0 signal is generated by delaying the rising edge(s) of the PWM0A signal by the value in the **PWM0DBRISE** register (see page 310), and the PWM1 signal is generated by delaying the falling edge(s) of the PWM0A signal by the value in the **PWM0DBFALL** register (see page 311). In a similar manner, PWM2 and PWM3 are produced from the PWM1A and PWM1B signals, and PWM4 and PWM5 are produced from the PWM2A and PWM2B signals.



PWMn Dead-Band Control (PWMnDBCTL)

#### Register 43: PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C

#### Register 44: PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC

#### Register 45: PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC

The **PWM0DBRISE** register contains the number of clock ticks to delay the rising edge of the PWM0A signal when generating the PWM0 signal. If the dead-band generator is disabled through the **PWM0DBCTL** register, the **PWM0DBRISE** register is ignored. If the value of this register is larger than the width of a High pulse on the input PWM signal, the rising-edge delay consumes the entire High time of the signal, resulting in no High time on the output. Care must be taken to ensure that the input High time always exceeds the rising-edge delay. In a similar manner, PWM2 is generated from PWM1A with its rising edge delayed and PWM4 is produced from PWM2A with its rising edge delayed.

#### 31 28 25 24 22 reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 0 Δ 3 2 RiseDelay reserved Туре RO RO RO R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W RO R/W Rese 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Type Reset Description 31:12 RO 0 Reserved bits return an indeterminate value, and should reserved never be changed. 11:0 RiseDelay R/W 0 The number of clock ticks to delay the rising edge.

#### PWMn Dead-Band Rising-Edge Delay (PWMnDBRISE)

#### Register 46: PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070

#### Register 47: PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0

### Register 48: PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0

The **PWM0DBFALL** register contains the number of clock ticks to delay the falling edge of the PWM0A signal when generating the PWM1 signal. If the dead-band generator is disabled, this register is ignored. If the value of this register is larger than the width of a Low pulse on the input PWM signal, the falling-edge delay consumes the entire Low time of the signal, resulting in no Low time on the output. Care must be taken to ensure that the input Low time always exceeds the falling-edge delay. In a similar manner, PWM3 is generated from PWM1A with its falling edge delayed and PWM5 is produced from PWM2A with its falling edge delayed.


31 30 25 24 23 21 20 19 16 reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 Δ 3 2 0 FallDelay reserved Туре RO RO RO RO R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 31:12 reserved RO 0 Reserved bits return an indeterminate value, and should never be changed. 0 11:0 FallDelay R/W The number of clock ticks to delay the falling edge.

PWMn Dead-Band Falling-Edge-Delay Register (PWMnDBFALL)

# 15 Pin Diagram

Figure 15-1 shows the pin diagram and pin-to-signal-name mapping.

#### Figure 15-1. Pin Connection Diagram



# 16 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register (see page 121).

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 16-1 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 16-2 lists the signals in alphabetical order by signal name. Table 16-3 groups the signals by functionality, except for GPIOs. Table 16-4 lists the GPIO pins and their alternate functionality.

Pin Number	Pin Name	Pin Type	Buffer Type	Description					
1	PE5	I/O	TTL	GPIO port E bit 5.					
	CCP5	I/O	TTL	Timer 2 capture input, compare output, or PWM output channel 5.					
2	PE4	I/O	TTL	GPIO port E bit 4.					
	CCP3	I/O	TTL	Timer 1 capture input, compare output, or PWM output channel 3.					
3	PE3	I/O	TTL	GPIO port E bit 3.					
	CCP1	I/O	TTL	Timer 0 capture input, compare output, or PWM output channel 1.					
4	PE2	I/O	TTL	GPIO port E bit 2.					
	CCP4	I/O	TTL	Timer 2 capture input, compare output, or PWM output channel 4.					
5	RST	I	TTL	System reset input.					
6	LDO	-	Power	The low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater.					
7	VDD	-	Power	Positive supply for logic and I/O pins.					
8	GND	-	Power	Ground reference for logic and I/O pins.					
9	OSC0	I	Analog	Oscillator crystal input or an external clock reference input.					
10	OSC1	0	Analog	Oscillator crystal output.					
11	PC7	I/O	TTL	GPIO port C bit 7.					
	C2-	I	Analog	Analog comparator 2 negative-reference input.					
12	PC6	I/O	TTL	GPIO port C bit 6.					
	C20	0	TTL	Analog comparator 2 output.					
	C2+	I	Analog	Analog comparator 2 positive-reference input.					

#### Table 16-1. Signals by Pin Number (Sheet 1 of 4)

Pin Number	Pin Name	Pin Type	Buffer Type	Description
13	PC5	I/O	TTL	GPIO port C bit 5.
	C10	0	TTL	Analog comparator 1 output.
	C1+	I	Analog	Analog comparator 1 positive-reference input.
14	PC4	I/O	TTL	GPIO port C bit 4.
15	VDD	-	Power	Positive supply for logic and I/O pins.
16	GND	-	Power	Ground reference for logic and I/O pins.
17	PA0	I/O	TTL	GPIO port A bit 0.
	U0Rx	I	TTL	UART0 receive data input.
18	PA1	I/O	TTL	GPIO port A bit 1.
	U0Tx	0	TTL	UART0 transmit data output.
19	PA2	I/O	TTL	GPIO port A bit 2.
	SSICIk	I/O	TTL	SSI clock reference (input when in slave mode and output in master mode).
20	PA3	I/O	TTL	GPIO port A bit 3.
	SSIFss	I/O	TTL	SSI frame enable (input for an SSI slave device and output for an SSI master device).
21	PA4	I/O	TTL	GPIO port A bit 4.
	SSIRx	I	TTL	SSI receive data input.
22	PA5	I/O	TTL	GPIO port A bit 5.
	SSITx	0	TTL	SSI transmit data output.
23	VDD	-	Power	Positive supply for logic and I/O pins.
24	GND	-	Power	Ground reference for logic and I/O pins.
25	PD0	I/O	TTL	GPIO port D bit 0.
	PWM0	0	TTL	Pulse width modulator channel 0 output.
26	PD1	I/O	TTL	GPIO port D bit 1.
	PWM1	0	TTL	Pulse width modulator channel 1 output.
27	PD2	I/O	TTL	GPIO port D bit 2.
	U1Rx	I	TTL	UART1 receive data input.
28	PD3	I/O	TTL	GPIO port D bit 3.
	U1Tx	0	TTL	UART1 transmit data output.

Table 16-1. Signals by Pin Number (Sheet 2 of 4)

Pin Number	Pin Name	Pin Type	Buffer Type	Description				
29	PB0	I/O	TTL	GPIO port B bit 0.				
	PWM2	0	TTL	Pulse width modulator channel 2 output.				
30	PB1	I/O	TTL	GPIO port B bit 1.				
	PWM3	0	TTL	Pulse width modulator channel 3 output.				
31	GND	-	Power	Ground reference for logic and I/O pins.				
32	VDD	-	Power	Positive supply for logic and I/O pins.				
33	PB2	I/O	TTL	GPIO port B bit 2.				
34	PB3	I/O	TTL	GPIO port B bit 3.				
35	PE0	I/O	TTL	GPIO port E bit 0.				
	PWM4	0	TTL	Pulse width modulator channel 4 output.				
36	PE1	I/O	TTL	GPIO port E bit 1.				
	PWM5	0	TTL	Pulse width modulator channel 5 output.				
37	PC3	I/O	TTL	GPIO port C bit 3.				
	TDO	0	TTL	JTAG scan test data output.				
	SWO	0	TTL	Serial-wire output.				
38	PC2	I/O	TTL	GPIO port C bit 2.				
	TDI	I	TTL	JTAG scan test data input.				
39	PC1	I/O	TTL	GPIO port C bit 1.				
	TMS	I	TTL	JTAG scan test mode select input.				
	SWDIO	I/O	TTL	Serial-wire debug input/output.				
40	PC0	I/O	TTL	GPIO port C bit 0.				
	тск	I	TTL	JTAG scan test clock reference input.				
	SWCLK	I	TTL	Serial wire clock reference input.				
41	PB7	I/O	TTL	GPIO port B bit 7.				
	TRST	I	TTL	JTAG scan test reset input.				
42	PB6	I/O	TTL	GPIO port B bit 6.				
	C0+	I	Analog	Analog comparator 0 positive-reference input.				
43	PB5	I/O	TTL	GPIO port B bit 5.				
	C1-	Ι	Analog	Analog comparator 1 negative-reference input.				

 Table 16-1.
 Signals by Pin Number (Sheet 3 of 4)

Pin Number	Pin Name	Pin Type	Buffer Type	Description					
44	PB4	I/O	TTL	GPIO port B bit 4.					
	C0-	I	Analog	Analog comparator 0 negative-reference input.					
45	PD4	I/O	TTL	GPIO port D bit 4.					
	CCP0	I/O	TTL	Timer 0 capture input, compare output, or PWM output channel 0.					
46	PD5	I/O	TTL	GPIO port D bit 5.					
	CCP2	I/O	TTL	Timer 1 capture input, compare output, or PWM output channel 2.					
47	PD6	I/O	TTL	GPIO port D bit 6.					
	Fault	I	TTL	PWM fault detect input.					
48	PD7	I/O	TTL	GPIO port D bit 7.					
	C0o	0	TTL	Analog comparator 0 output.					

Table 16-1. Signals by Pin Number (Sheet 4 of 4)

Table 16-2.	Signals by Signal Name (Sheet 1 of 4)
-------------	---------------------------------------

Pin Name	Pin Number	Pin Type	Buffer Type	Description
C0+	42	I	Analog	Analog comparator 0 positive-reference input.
C0-	44	I	Analog	Analog comparator 0 negative-reference input.
C0o	48	0	TTL	Analog comparator 0 output.
C1+	13	I	Analog	Analog comparator 1 positive-reference input.
C1-	43	I	Analog	Analog comparator 1 negative-reference input.
C10	13	0	TTL	Analog comparator 1 output.
C2+	12	I	Analog	Analog comparator 2 positive-reference input.
C2-	11	I	Analog	Analog comparator 2 negative-reference input.
C20	12	0	TTL	Analog comparator 2 output.
CCP0	45	I/O	TTL	Timer 0 capture input, compare output, or PWM output channel 0.
CCP1	3	I/O	TTL	Timer 0 capture input, compare output, or PWM output channel 1.
CCP2	46	I/O	TTL	Timer 1 capture input, compare output, or PWM output channel 2.
CCP3	2	I/O	TTL	Timer 1 capture input, compare output, or PWM output channel 3.
CCP4	4	I/O	TTL	Timer 2 capture input, compare output, or PWM output channel 4.
CCP5	1	I/O	TTL	Timer 2 capture input, compare output, or PWM output channel 5.
Fault	47	I	TTL	PWM fault detect input.
GND	8	-	Power	Ground reference for logic and I/O pins.

Table 16-2.	Signals by	y Signal Name	(Sheet 2 of 4)

Pin Name	Pin Number	Pin Type	Buffer Type	Description
GND	16	-	Power	Ground reference for logic and I/O pins.
GND	24	-	Power	Ground reference for logic and I/O pins.
GND	31	-	Power	Ground reference for logic and I/O pins.
LDO	6	-	Power	The low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu F$ or greater.
OSC0	9	I	Analog	Oscillator crystal input or an external clock reference input.
OSC1	10	0	Analog	Oscillator crystal output.
PA0	17	I/O	TTL	GPIO port A bit 0.
PA1	18	I/O	TTL	GPIO port A bit 1.
PA2	19	I/O	TTL	GPIO port A bit 2.
PA3	20	I/O	TTL	GPIO port A bit 3.
PA4	21	I/O	TTL	GPIO port A bit 4.
PA5	22	I/O	TTL	GPIO port A bit 5.
PB0	29	I/O	TTL	GPIO port B bit 0.
PB1	30	I/O	TTL	GPIO port B bit 1.
PB2	33	I/O	TTL	GPIO port B bit 2.
PB3	34	I/O	TTL	GPIO port B bit 3.
PB4	44	I/O	TTL	GPIO port B bit 4.
PB5	43	I/O	TTL	GPIO port B bit 5.
PB6	42	I/O	TTL	GPIO port B bit 6.
PB7	41	I/O	TTL	GPIO port B bit 7.
PC0	40	I/O	TTL	GPIO port C bit 0.
PC1	39	I/O	TTL	GPIO port C bit 1.
PC2	38	I/O	TTL	GPIO port C bit 2.
PC3	37	I/O	TTL	GPIO port C bit 3.
PC4	14	I/O	TTL	GPIO port C bit 4.
PC5	13	I/O	TTL	GPIO port C bit 5.
PC6	12	I/O	TTL	GPIO port C bit 6.
PC7	11	I/O	TTL	GPIO port C bit 7.
PD0	25	I/O	TTL	GPIO port D bit 0.
PD1	26	I/O	TTL	GPIO port D bit 1.

Pin Name	Pin Number	Pin Type	Buffer Type	Description
PD2	27	I/O	TTL	GPIO port D bit 2.
PD3	28	I/O	TTL	GPIO port D bit 3.
PD4	45	I/O	TTL	GPIO port D bit 4.
PD5	46	I/O	TTL	GPIO port D bit 5.
PD6	47	I/O	TTL	GPIO port D bit 6.
PD7	48	I/O	TTL	GPIO port D bit 7.
PE0	35	I/O	TTL	GPIO port E bit 0.
PE1	36	I/O	TTL	GPIO port E bit 1.
PE2	4	I/O	TTL	GPIO port E bit 2.
PE3	3	I/O	TTL	GPIO port E bit 3.
PE4	2	I/O	TTL	GPIO port E bit 4.
PE5	1	I/O	TTL	GPIO port E bit 5.
PWM0	25	0	TTL	Pulse width modulator channel 0 output.
PWM1	26	0	TTL	Pulse width modulator channel 1 output.
PWM2	29	0	TTL	Pulse width modulator channel 2 output.
PWM3	30	0	TTL	Pulse width modulator channel 3 output.
PWM4	35	0	TTL	Pulse width modulator channel 4 output.
PWM5	36	0	TTL	Pulse width modulator channel 5 output.
RST	5	I	TTL	System reset input.
SSICIk	19	I/O	TTL	SSI clock reference (input when in slave mode and output in master mode).
SSIFss	20	I/O	TTL	SSI frame enable (input for an SSI slave device and output for an SSI master device).
SSIRx	21	I	TTL	SSI receive data input.
SSITx	22	0	TTL	SSI transmit data output.
SWCLK	40	I	TTL	Serial wire clock reference input.
SWDIO	39	I/O	TTL	Serial-wire debug input/output.
SWO	37	0	TTL	Serial-wire output.
тск	40	I	TTL	JTAG scan test clock reference input.
TDI	38	I	TTL	JTAG scan test data input.
TDO	37	0	TTL	JTAG scan test data output.

 Table 16-2.
 Signals by Signal Name (Sheet 3 of 4)

Pin Name	Pin Number	Pin Type	Buffer Type	Description	
TMS	39	I	TTL	JTAG scan test mode select input.	
TRST	41	I	TTL	JTAG scan test reset input.	
U0Rx	17	I	TTL	UART0 receive data input.	
U0Tx	18	0	TTL	UART0 transmit data output.	
U1Rx	27	I	TTL	UART1 receive data input.	
U1Tx	28	0	TTL	UART1 transmit data output.	
VDD	7	-	Power	Positive supply for logic and I/O pins.	
VDD	15	-	Power	Positive supply for logic and I/O pins.	
VDD	23	-	Power	Positive supply for logic and I/O pins.	
VDD	32	-	Power	Positive supply for logic and I/O pins.	

Table 16-2. Signals by Signal Name (Sheet 4 of 4)

Table 16-3.	Signals by Function,	Except for GPIO	(Sheet 1 of 3)
	••••••••••••••••••••••••••••••••••••••		(•••••••••

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Analog Comparators	C0+	42	I	Analog	Analog comparator 0 positive-reference input.
	C0-	44	I	Analog	Analog comparator 0 negative-reference input.
	C0o	48	0	TTL	Analog comparator 0 output.
	C1+	13	I	Analog	Analog comparator 1 positive-reference input.
	C1-	43	I	Analog	Analog comparator 1 negative-reference input.
	C10	13	0	TTL	Analog comparator 1 output.
	C2+	12	I	Analog	Analog comparator 2 positive-reference input.
	C2-	11	I	Analog	Analog comparator 2 negative-reference input.
	C20	12	0	TTL	Analog comparator 2 output.
General-Purpose Timers	CCP0	45	I/O	TTL	Timer 0 capture input, compare output, or PWM output channel 0.
	CCP1	3	I/O	TTL	Timer 0 capture input, compare output, or PWM output channel 1.
	CCP2	46	I/O	TTL	Timer 1 capture input, compare output, or PWM output channel 2.

Table 16-3.	Signals by Function	Except for GPIO (Sheet 2 of 3)
-------------	---------------------	--------------------------------

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
	ССРЗ	2	I/O	TTL	Timer 1 capture input, compare output, or PWM output channel 3.
	CCP4	4	I/O	TTL	Timer 2 capture input, compare output, or PWM output channel 4.
	CCP5	1	I/O	TTL	Timer 2 capture input, compare output, or PWM output channel 5.
JTAG/SWD/SWO	SWCLK	40	I	TTL	Serial-wire clock reference input.
	SWDIO	39	I/O	TTL	Serial-wire debug input/output.
	SWO	37	0	TTL	Serial-wire output.
	тск	40	I	TTL	JTAG scan test clock reference input.
	TDI	38	I	TTL	JTAG scan test data input.
	TDO	37	0	TTL	JTAG scan test data output.
	TMS	39	I	TTL	JTAG scan test mode select input.
	TRST	41	I	TTL	JTAG scan test reset input.
Power	GND	8	-	Power	Ground reference for logic and I/O pins.
	GND	16	-	Power	Ground reference for logic and I/O pins.
	GND	24	-	Power	Ground reference for logic and I/O pins.
	GND	31	-	Power	Ground reference for logic and I/O pins.
	LDO	6	-	Power	The low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater.
	VDD	7	-	Power	Positive supply for logic and I/O pins.
	VDD	15	-	Power	Positive supply for logic and I/O pins.
	VDD	23	-	Power	Positive supply for logic and I/O pins.
	VDD	32	-	Power	Positive supply for logic and I/O pins.
PWM	Fault	47	I	TTL	PWM fault detect input.
	PWM0	25	0	TTL	Pulse width modulator channel 0 output.
	PWM1	26	0	TTL	Pulse width modulator channel 1 output.
	PWM2	29	0	TTL	Pulse width modulator channel 2 output.
	PWM3	30	0	TTL	Pulse width modulator channel 3 output.
	PWM4	35	0	TTL	Pulse width modulator channel 4 output.
	PWM5	36	0	TTL	Pulse width modulator channel 5 output.

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
SSI	SSICIk	19	I/O	TTL	SSI clock reference (input when in slave mode and output in master mode).
	SSIFss	20	I/O	TTL	SSI frame enable (input for an SSI slave device and output for an SSI master device).
	SSIRx	21	I	TTL	SSI receive data input.
	SSITx	22	0	TTL	SSI transmit data output.
System Control & Clocks	OSC0	9	I	Analog	Oscillator crystal input or an external clock reference input.
	OSC1	10	0	Analog	Oscillator crystal output.
	RST	5	I	TTL	System reset input.
UART	U0Rx	17	I	TTL	UART0 receive data input.
	U0Tx	18	0	TTL	UART0 transmit data output.
	U1Rx	27	I	TTL	UART1 receive data input.
	U1Tx	28	0	TTL	UART1 transmit data output.

 Table 16-3.
 Signals by Function, Except for GPIO (Sheet 3 of 3)

#### Table 16-4. GPIO Pins and Alternate Functions (Sheet 1 of 2)

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PA0	17	U0Rx	
PA1	18	U0Tx	
PA2	19	SSICIk	
PA3	20	SSIFss	
PA4	21	SSIRx	
PA5	22	SSITx	
PB0	29	PWM2	
PB1	30	PWM3	
PB2	33		
PB3	34		
PB4	44	C0-	
PB5	43	C1-	
PB6	42	C0+	
PB7	41	TRST	

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PC0	40	тск	SWCLK
PC1	39	TMS	SWDIO
PC2	38	TDI	
PC3	37	TDO	SWO
PC4	14		
PC5	13	C10	C1+
PC6	12	C20	C2+
PC7	11	C2-	
PD0	25	PWM0	
PD1	26	PWM1	
PD2	27	U1Rx	
PD3	28	U1Tx	
PD4	45	CCP0	
PD5	46	CCP2	
PD6	47	Fault	
PD7	48	C0o	
PE0	35	PWM4	
PE1	36	PWM5	
PE2	4	CCP4	
PE3	3	CCP1	
PE4	2	CCP3	
PE5	1	CCP5	

# Table 16-4. GPIO Pins and Alternate Functions (Sheet 2 of 2)

#### 17 **Operating Characteristics**

Table 17-1.	Temperature	Characteristics
-------------	-------------	-----------------

Characteristic	Symbol	Value	Unit
Operating temperature range <sup>a</sup>	T <sub>A</sub>	-40 to +85 for industrial	°C

a. Maximum storage temperature is 150°C.

#### Table 17-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) <sup>a</sup>	θ <sub>JA</sub>	76	°C/W
Average junction temperature <sup>b</sup>	TJ	$T_A + (P_{AVG} \bullet \theta_{JA})$	°C
Maximum junction temperature	T <sub>JMAX</sub>	pending <sup>c</sup>	°C

a. Junction to ambient thermal resistance  $\theta_{JA}$  numbers are determined by a package simulator. b. Power dissipation is a function of temperature.

c. Pending characterization completion.

# **18 Electrical Characteristics**

# **18.1 DC Characteristics**

### 18.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

**Note:** The device is not guaranteed to operate properly at the maximum ratings.

#### Table 18-1. Maximum Ratings

Characteristic <sup>a</sup>	Symbol	Value	Unit
Supply voltage range (V <sub>DD</sub> )	V <sub>DD</sub>	0.0 to +3.6	V
Input voltage	V <sub>IN</sub>	-0.3 to 5.5	V
Maximum current for pins, excluding pins operating as GPIOs	I	100	mA
Maximum current for GPIO pins	I	100	mA

a. Voltages are measured with respect to GND.

**Important:** This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V<sub>DD</sub>).

### 18.1.2 Recommended DC Operating Conditions

#### Table 18-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Мах	Unit
V <sub>DD</sub>	Supply voltage	3.0	3.3	3.6	V
V <sub>IH</sub>	High-level input voltage	2.0	-	5.0	V
V <sub>IL</sub>	Low-level input voltage	-0.3	-	1.3	V
V <sub>SIH</sub>	High-level input voltage for Schottky inputs	0.8 * V <sub>DD</sub>	-	V <sub>DD</sub>	V
V <sub>SIL</sub>	Low-level input voltage for Schottky inputs	0	-	0.2 * V <sub>DD</sub>	V
V <sub>OH</sub>	High-level output voltage	2.4	-	-	V
V <sub>OL</sub>	Low-level output voltage	-	-	0.4	V

Parameter	Parameter Name	Min	Nom	Мах	Unit	
I <sub>OH</sub>	High-level source current, $V_{OH}$ =2.4 V					
	2-mA Drive 2.0					
	4-mA Drive	4.0	-	-	mA	
	8-mA Drive	8.0	-	-	mA	
I <sub>OL</sub>	Low-level sink current, V <sub>OL</sub> =0.4 V				1	
	2-mA Drive	2.0	-	-	mA	
	4-mA Drive	4.0	-	-	mA	
	8-mA Drive	8.0	-	-	mA	

## Table 18-2. Recommended DC Operating Conditions (Continued)

## 18.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Table 18-3.	LDO Regulator Characteristics	
-------------	-------------------------------	--

Parameter	Parameter Name	Min	Nom	Мах	Unit
V <sub>LDOOUT</sub>	Programmable internal (logic) power supply output value		-	2.75	V
	Output voltage accuracy	-	2%	-	%
t <sub>PON</sub>	Power-on time	-	-	100	μs
t <sub>ON</sub>	Time on	-	-	200	μs
t <sub>OFF</sub>	Time off	-	-	100	μs
V <sub>STEP</sub>	Step programming incremental voltage	-	50	-	mV
C <sub>LDO</sub>	External filter capacitor size for internal power supply	-	1	-	μF

## 18.1.4 Power Specifications

The power measurements specified in Table 18-4 are run on the core processor using SRAM with the following specifications:

- V<sub>DD</sub>=3.3 V
- LDO=2.5
- Temperature=25°C
- System Clock=25 MHz (with PLL)
- Code while (1) { } executed from SRAM with no active peripherals

#### Table 18-4. Power Specifications

Parameter	Parameter Name	Min	Nom	Max	Unit
I <sub>DD_RUN</sub>	Run mode	-	40 <sup>a</sup>	pending <sup>a</sup>	mA
I <sub>DD_SLEEP</sub>	Sleep mode	-	pending <sup>a</sup>	pending <sup>a</sup>	μΑ
I <sub>DD_DEEPSLEEP</sub>	Deep-Sleep mode	-	pending <sup>a</sup>	pending <sup>a</sup>	μA

a. Pending characterization completion.

## **18.1.5** Flash Memory Characteristics

#### Table 18-5. Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
PE <sub>CYC</sub>	Number of guaranteed program/erase cycles <sup>a</sup> before failure	10,000	-	-	cycles
T <sub>RET</sub>	T <sub>RET</sub> Data retention at average operating 10 temperature of 85°C		-	-	years
T <sub>PROG</sub>	Word program time		-	-	μs
T <sub>ERASE</sub>	Page erase time	20	-	-	ms
T <sub>ME</sub>	Mass erase time	200	-	-	ms


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

## **18.2** AC Characteristics

## 18.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

#### Figure 18-1. Load Conditions



#### 18.2.2 Clocks

#### Table 18-6. Phase Locked Loop (PLL) Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
f <sub>REF_CRYSTAL</sub>	Crystal reference <sup>a</sup>	3.579545	-	8.192	MHz
f <sub>REF_EXT</sub>	External clock reference <sup>a</sup>	3.579545	-	8.192	MHz
f <sub>PLL</sub>	PLL frequency <sup>b</sup>	-	200	-	MHz
T <sub>READY</sub>	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the **Run-Mode Clock** Configuration (RCC) register (see page 76).

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the RCC register.

#### Table 18-7. Clock Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
f <sub>IOSC</sub>	Internal oscillator frequency	7	15	22	MHz
f <sub>MOSC</sub>	Main oscillator frequency	1	-	8	MHz
t <sub>MOSC_PER</sub>	Main oscillator period	125	-	1000	ns
f <sub>REF_CRYSTAL_BYPASS</sub>	Crystal reference using the main oscillator (PLL in BYPASS mode)	1	-	8	MHz
f <sub>REF_EXT_BYPASS</sub>	External clock reference (PLL in BYPASS mode)	0	-	25	MHz
fsystem_clock	System clock	0	-	25	MHz

## 18.2.3 Analog Comparator

#### Table 18-8. Analog Comparator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V <sub>OS</sub>	Input offset voltage	-	± 10	± 25	mV
V <sub>CM</sub>	Input common mode voltage range	0	-	V <sub>DD</sub> -1.5	V
C <sub>MRR</sub>	Common mode rejection ratio	50	-	-	dB
T <sub>RT</sub>	Response time	-	-	1	μs
T <sub>MC</sub>	Comparator mode change to Output Valid	-	-	10	μs

#### Table 18-9. Analog Comparator Voltage Reference Characteristics


Parameter	Parameter Name	Min	Nom	Max	Unit
R <sub>HR</sub>	Resolution high range	-	V <sub>DD</sub> /32	-	LSB
R <sub>LR</sub>	Resolution low range	-	V <sub>DD</sub> /24	-	LSB
A <sub>HR</sub>	Absolute accuracy high range	-	-	± 1/2	LSB
A <sub>LR</sub>	Absolute accuracy low range	-	-	± 1/4	LSB


## 18.2.4 Synchronous Serial Interface (SSI)

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	<sup>t</sup> CLK_PER	SSIClk cycle time	2	-	65024	system clocks
S2	t <sub>CLK_HIGH</sub>	SSIClk high time	-	1/2	-	t <sub>CLK_PER</sub>
S3	t <sub>CLK_LOW</sub>	SSIClk low time	-	1/2	-	t <sub>CLK_PER</sub>
S4	t <sub>CLKRF</sub>	SSIClk rise/fall time	-	7.4	26	ns
S5	t <sub>DMD</sub>	Data from master valid delay time	0	-	20	ns
S6	t <sub>DMS</sub>	Data from master setup time	20	-	-	ns
S7	t <sub>DMH</sub>	Data from master hold time	40	-	-	ns
S8	t <sub>DSS</sub>	Data from slave setup time	20	-	-	ns
S9	t <sub>DSH</sub>	Data from slave hold time	40	-	-	ns

#### Table 18-10. SSI Characteristics


## Figure 18-2. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement





#### Figure 18-3. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer






## 18.2.5 JTAG and Boundary Scan


Table 18-11.	JTAG Characteristics
--------------	----------------------

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J1	f <sub>тск</sub>	TCK operational clock frequency	0	-	10	MHz
J2	t <sub>тск</sub>	TCK operational clock period	100	-	-	ns
J3	t <sub>TCK_LOW</sub>	TCK clock Low time	-	½ t <sub>TCK</sub>	-	ns
J4	t <sub>TCK_HIGH</sub>	TCK clock High time	-	½ t <sub>TCK</sub>	-	ns
J5	t <sub>TCK_R</sub>	TCK rise time	0	-	10	ns
J6	t <sub>TCK_F</sub>	TCK fall time	0	-	10	ns
J7	t <sub>TMS_SU</sub>	TMS setup time to TCK rise	20	-	-	ns
J8	t <sub>TMS_HLD</sub>	TMS hold time from TCK rise	20	-	-	ns
J9	t <sub>TDI_SU</sub>	TDI setup time to TCK rise	25	-	-	ns
J10	t <sub>TDI_HLD</sub>	TDI hold time from TCK rise	25	-	-	ns
J11	TCK fall to	2-mA drive	-	23	35	ns
t <sub>TDO_ZDV</sub>	Data Valid from High-Z	4-mA drive	_	15	26	ns
		8-mA drive		14	25	ns
		8-mA drive with slew rate control	-	18	29	ns
J12	TCK fall to	2-mA drive	-	21	35	ns
t <sub>TDO_DV</sub>	Data Valid from Data	4-mA drive	_	14	25	ns
	Valid	8-mA drive	-	13	24	ns
		8-mA drive with slew rate control	_	18	28	ns
J13	TCK fall to	2-mA drive	-	9	11	ns
t <sub>TDO_DVZ</sub>	High-Z from Data Valid	4-mA drive		7	9	ns
		8-mA drive		6	8	ns
		8-mA drive with slew rate control		7	9	ns
J14	t <sub>TRST</sub>	TRST assertion time	100	-	-	ns
J15	t <sub>TRST_SU</sub>	TRST setup time to TCK rise	10	-	-	ns


Figure 18-5. JTAG Test Clock Input Timing



#### Figure 18-6. JTAG Test Access Port (TAP) Timing



## Figure 18-7. JTAG TRST Timing



## 18.2.6 General-Purpose I/O

Table 18-12. GPIO Characteristics<sup>a</sup>

Parameter	Parameter Name	Condition	Min	Nom	Max	Unit
GFION	GPO Rise Time (from 20% to 80% of V <sub>DD</sub> )	2-mA drive	-	17	26	ns
		4-mA drive		9	13	ns
		8-mA drive		6	9	ns
		8-mA drive with slew rate control		10	12	ns
t <sub>gpiof</sub>	GPO Fall Time (from 80% to 20% of V <sub>DD</sub> )	2-mA drive	-	17	25	ns
		4-mA drive		8	12	ns
		8-mA drive		6	10	ns
		8-mA drive with slew rate control		11	13	ns

a. All GPIOs are 5 V-tolerant.


#### 18.2.7 Reset

#### Table 18-13. Reset Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
R1	V <sub>TH</sub>	Reset threshold	-	2.0	-	V
R2	V <sub>BTH</sub>	Brown-Out threshold	2.85	2.9	2.95	V
R3	T <sub>POR</sub>	Power-On Reset timeout	-	10	-	ms
R4	T <sub>BOR</sub>	Brown-Out timeout	-	500	-	μs
R5	T <sub>IRPOR</sub>	Internal reset timeout after POR	15	-	30	ms
R6	T <sub>IRBOR</sub>	Internal reset timeout after BOR <sup>a</sup>	2.5	-	20	μs
R7	T <sub>IRHWR</sub>	Internal reset timeout after hardware reset (RST pin)	15	-	30	ms
R8	T <sub>IRSWR</sub>	Internal reset timeout after software-initiated system reset <sup>a</sup>	2.5	-	20	μs
R9	T <sub>IRWDR</sub>	Internal reset timeout after watchdog reset <sup>a</sup>	2.5	-	20	μs
R10	T <sub>IRLDOR</sub>	Internal reset timeout after LDO reseta	2.5	-	20	μs
R11	T <sub>VDDRISE</sub>	Supply voltage (V <sub>DD</sub> ) rise time (0V-3.3V)			100	ms

a. 20 \* t<sub>MOSC\_PER</sub>


### Figure 18-8. External Reset Timing (RST)




## Figure 18-9. Power-On Reset Timing




#### Figure 18-10. Brown-Out Reset Timing



#### Figure 18-11. Software Reset Timing




## Figure 18-12. Watchdog Reset Timing



(Internal)


## **19** Package Information

Figure 19-1. 48-Pin LQFP Package



D 8.00 BSC 7.00 BSC D1 9.00 BSC Е F1 7.00 BSC 0.45 0.80 0.75 L 0.50 BSC 0.17 0.22 0.27 b b1 0.17 0.20 0.23 С 0.09 === 0.20 0.09 c1 === 0.16 Tolerances of form and position 0.20 aaa bbb 0.20 0.08 CCC ddd 0.08

BOTTOM VIEW



ODD LEADS/SIDE EVEN LEADS/SIDE

NOTES:

1.

Δ

- All dimensions are in mm. All dimensioning and tolerancing conform to ANSI Y14.5M-1982.
- The top package body size may be smaller than the bottom package body size by as much as 0.20.
- Datums A-B and -D- to be determined at datum plane -H-.
- $\Delta$  To be determined at seating plane -C-.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- $\begin{array}{lll} \mbox{6.} & \mbox{Surface finish of the package is #24-27 Charmille} \\ & (1.6-2.3 \mu m R_0) \mbox{ Pin 1 and ejector pin may be less than} \\ & \mbox{0.1} \mu m R_0. \end{array}$
- 7. Dambar removal protrusion does not exceed 0.08. Intrusion does not exceed 0.03.
- 8. Burr does not exceed 0.08 in any direction.
- Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall not cause the lead width to exceed the maximum b dimension by more than 0.08. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and adjacent lead is 0.07 for 0.40 and 0.50 pitch package.
- 10. Corner radius of plastic body does not exceed 0.20.
- These dimensions apply to the flat section of the lead between 0.10 and 0.25 from the lead tip.
- $\cancel{A2}$  A1 is defined as the distance from the seating plane to the lowest point of the package body.
- 13. Finish of leads is tin plated.
- 14. All specifications and dimensions are subjected to IPAC'S manufacturing process flow and materials.
- 15. The packages described in the drawing conform to JEDEC M5-026A. Where discrepancies between the JEDEC and IPAC documents exist, this drawing will take the precedence.

# Appendix A. Serial Flash Loader

The Stellaris serial flash loader is used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

## A.1 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

## A.1.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris device.

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2\*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2\*(20/115200) or 0.35ms.

#### A.1.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See the section on SSI formats for more details on this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

## A.2 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same

format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

## A.2.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
    unsigned char ucSize;
    unsigned char ucCheckSum;
    unsigned char Data[];
};
```

ucSize – The first byte received holds the total size of the transfer including the size and checksum bytes.

ucChecksum – This holds a simple checksum of the bytes in the data buffer only. The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].

Data – This is the raw data intended for the device, which is formatted in some form of command interface. There should be ucSize - 2 bytes of data provided in this buffer to or from the device.

#### A.2.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once, the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the commands that interact with the flash.

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet were valid, just that the packet was received correctly.

#### A.2.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

## A.3 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

## A.3.1 COMMAND\_PING (0x20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

Byte[0] = 0x03; Byte[1] = checksum(Byte[2]); Byte[2] = COMMAND\_PING;

The ping command has 3 bytes and the value for COMMAND\_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

## A.3.2 COMMAND\_GET\_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

Byte[0] = 0x03 Byte[1] = checksum(Byte[2]) Byte[2] = COMMAND\_GET\_STATUS

## A.3.3 COMMAND\_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND\_SEND\_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND\_GET\_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11

Byte[1] = checksum(Bytes[2:10])

Byte[2] = COMMAND_DOWNLOAD

Byte[3] = Program Address [31:24]

Byte[4] = Program Address [23:16]

Byte[5] = Program Address [7:0]

Byte[6] = Program Address [7:0]

Byte[7] = Program Size [31:24]

Byte[8] = Program Size [23:16]

Byte[9] = Program Size [15:8]

Byte[10] = Program Size [7:0]
```

#### A.3.4 COMMAND\_SEND\_DATA (0x24)

This command should only follow a COMMAND\_DOWNLOAD command or another COMMAND\_SEND\_DATA command if more data is needed. Consecutive send data commands

automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND\_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND\_GET\_STATUS to ensure that the data was successfully programmed into the flash. If

the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

#### A.3.5 COMMAND\_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

#### A.3.6 COMMAND\_RESET (0x25)

This command is used to tell theflash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND\_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

```
Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET
```

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

## **Ordering and Contact Information**

## **Ordering Information**

	Features															
					ADC						PWM <sup>c</sup>					
Order Number	Flash (KB)	SRAM (KB)	GPIOS <sup>a</sup>	Timers <sup>b</sup>	Samples Per Second	# of 10-Bit Channels	UART(s)	ISS	I <sup>2</sup> C	Analog Comparator(s)	<b>PWM Pins</b>	CCP Pins	QEI	Operating Temperature <sup>d</sup>	Package <sup>e</sup>	Speed (Clock Frequency in MHz)
LM3S310-IQN25 LM3S310-IQN25(T) <sup>f</sup>	16	4	3 to	3	-	-	2	$\checkmark$	-	3	6	6	-	I	QN	25
			36													

Minimum is number of pins dedicated to GPIO; additional pins are available if certain peripherals are not used. See data sheet for a. details

One timer available as RTC. b.

PWM motion control functionality can be achieved through dedicated motion control hardware (using the PWM pins) or through c. the motion control features of the general-purpose timers (using the CCP pins). See data sheet for details.

d. I=Industrial (-40 to 85°C).

QN=48-pin RoHS-compliant PQFP. e.

f. T=Tape and Reel.

## **Development Kit**

The Luminary Micro Stellaris™ Family Development Kit provides the hardware and software tools that engineers need to begin development quickly. Ask your Luminary Micro distributor for part number DK-LM3S801. See the Luminary Micro website for the latest tools available.



Tools to development

## **Company Information**

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3 based microcontrollers for use in embedded applications within the industrial, commercial, and consumer markets. Luminary Micro is ARM's lead partner in the implementation of the Cortex-M3 core. Please contact us if you are interested in obtaining further information about our company or our products.

Luminary Micro, Inc. 2499 South Capital of Texas Hwy, Suite A-100 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com sales@luminarymicro.com

## **Support Information**

For support on Luminary Micro products, contact:

support@luminarymicro.com +1-512-279-8800, ext. 3