

# 256K (32K x 8) Static RAM

### **Features**

- Pin- and function-compatible with CY7C199C
- · High speed
  - $t_{AA} = 10 \text{ ns}$
- · Low active power
  - $I_{CC} = 80 \text{ mA} @ 10 \text{ ns}$
- · Low CMOS standby power
  - $I_{SB2} = 3 \text{ mA}$
- · 2.0V Data Retention
- · Automatic power-down when deselected
- · CMOS for optimum speed/power
- · TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in Pb-free 28-pin 300-Mil wide Molded SOJ and 28-pin TSOP I packages


# Functional Description [1]

The CY7C199D is a high-performance CMOS static RAM organized as 32,768 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable ( $\overline{\text{CE}}$ ), an active LOW Output Enable ( $\overline{\text{OE}}$ ) and tri-state drivers. This device has an automatic power-down feature, reducing the power consumption when deselected. The input and output pins (IO<sub>0</sub> through IO<sub>7</sub>) are placed in a high-impedance state when:

- Deselected (CE HIGH)
- Outputs are disabled (OE HIGH)
- When the write operation is active( $\overline{CE}$  LOW and  $\overline{WE}$  LOW) Write to the device by taking Chip Enable ( $\overline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW. Data on the eight IO pins (IO<sub>0</sub> through IO<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>14</sub>).

Read from the device by taking Chip Enable  $(\overline{CE})$  and Output Enable  $(\overline{OE})$  LOW while forcing Write Enable  $(\overline{WE})$  HIGH. Under these conditions, the contents of the memory location specified by the address pins appears on the IO pins.

# **Logic Block Diagram**




#### Note

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.



### **Pin Configurations**





### **Selection Guide**

	CY7C199D-10	Unit
Maximum Access Time	10	ns
Maximum Operating Current	80	mA
Maximum CMOS Standby Current	3	mA



### **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature .......-65°C to +150°C Ambient Temperature with Power Applied .......-55°C to +125°C Supply Voltage on  $V_{CC}$  to Relative GND  $^{[2]}$  ... -0.5V to +6.0V DC Voltage Applied to Outputs in High-Z State  $^{[2]}$  .....-0.5V to  $V_{CC}$  + 0.5V

DC Input Voltage [2]	0.5V to V <sub>CC</sub> + 0.5V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>	Speed
Industrial	–40°C to +85°C	$5\text{V} \pm 0.5\text{V}$	10 ns

# **Electrical Characteristics** (Over the Operating Range)

				7C19	9D-10	
Parameter	Description	Test Conditions	5	Min	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> =–4.0 mA		2.4		V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> =8.0 mA			0.4	V
V <sub>IH</sub>	Input HIGH Voltage [2]			2.0	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW Voltage [2]			-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_1 \leq V_{CC}$		<b>–</b> 1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	GND $\leq$ V <sub>O</sub> $\leq$ V <sub>CC</sub> , Output	Disabled	<b>–</b> 1	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max,	100 MHz		80	mA
		$I_{OUT} = 0 \text{ mA},$ $f = f_{max} = 1/t_{RC}$	83 MHz		72	mA
		axe	66 MHz		58	mA
			40 MHz		37	mA
I <sub>SB1</sub>	Automatic CE Power-down Current— TTL Inputs	$\begin{aligned} &\text{Max V}_{\text{CC}}, \ \overline{\text{CE}} \geq \text{V}_{\text{IH}}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \ \text{f = f} \end{aligned}$	max		10	mA
I <sub>SB2</sub>	Automatic CE Power-down Current— CMOS Inputs	$\begin{array}{c} \text{Max V}_{\text{CC}},  \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.3 \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3 \text{V or V}_{\text{IN}} \leq \end{array}$	V 0.3V, f = 0		3	mA

#### Note

<sup>2.</sup>  $V_{IL}(min) = -2.0V$  and  $V_{IH}(max) = V_{CC} + 1V$  for pulse durations of less than 5 ns.




### Capacitance [3]


Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz, $V_{CC} = 5.0V$	8	pF
C <sub>OUT</sub>	Output Capacitance		8	pF

### Thermal Resistance [3]

Parameter	Description	Test Conditions	SOJ	TSOP I	Unit
$\Theta_{JA}$		Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	59.16	54.65	°C/W
$\Theta_{JC}$	Thermal Resistance (Junction to Case)		40.84	21.49	°C/W

### AC Test Loads and Waveforms [4]





- 3. Tested initially and after any design or process changes that may affect these parameters.
- 4. AC characteristics (except High-Z) are tested using the load conditions shown in Figure (a). High-Z characteristics are tested for all speeds using the test load shown in Figure (c).



# Switching Characteristics (Over the Operating Range) [5]

		7C19	9D-10	
Parameter	Description	Min	Max	Unit
Read Cycle		•		•
t <sub>power</sub> <sup>[6]</sup>	V <sub>CC</sub> (typical) to the first access	100		μS
t <sub>RC</sub>	Read Cycle Time	10		ns
t <sub>AA</sub>	Address to Data Valid		10	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		10	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5	ns
t <sub>LZOE</sub> [7]	OE LOW to Low-Z	0		ns
t <sub>HZOE</sub> [7, 8]	OE HIGH to High-Z		5	ns
t <sub>LZCE</sub> [7]	CE LOW to Low-Z	3		ns
t <sub>HZCE</sub> [7, 8]	CE HIGH to High-Z		5	ns
t <sub>PU</sub> <sup>[9]</sup>	CE LOW to Power-up	0		ns
t <sub>PD</sub> <sup>[9]</sup>	CE HIGH to Power-down		10	ns
Write Cycle [10, 11]	•	<u> </u>		•
t <sub>WC</sub>	Write Cycle Time	10		ns
t <sub>SCE</sub>	CE LOW to Write End	7		ns
t <sub>AW</sub>	Address Set-up to Write End	7		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	7		ns
t <sub>SD</sub>	Data Set-up to Write End	5		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>HZWE</sub> <sup>[7]</sup>	WE LOW to High-Z		6	ns
t <sub>LZWE</sub> [7, 8]	WE HIGH to Low-Z	3		ns


- 5. Test conditions assume signal transition time of 3 ns or less for all speeds, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
- 6. tpOWER gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access can be performed.
- 7. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
- 8.  $t_{HZOE}$ ,  $t_{HZOE}$ , and  $t_{HZWE}$  are specified with  $C_L$  = 5 pF as in part (b) of "AC Test Loads and Waveforms [4]" on page 4. Transition is measured  $\pm 200$  mV from steady-state voltage.
- $9. \ \,$  This parameter is guaranteed by design and is not tested.
- 10. The internal write time of the memory is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 11. The minimum write cycle time for Write Cycle No. 3 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



### Data Retention Characteristics (Over the Operating Range)


Parameter	Description	Conditions	Min	Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention	$V_{CC} = V_{DR} = 2.0V, \overline{CE} \ge V_{CC} - 0.3V,$	2.0		V
I <sub>CCDR</sub>	Data Retention Current	$V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$		3	mA
t <sub>CDR</sub> [3]	Chip Deselect to Data Retention Time		0		ns
t <sub>R</sub> <sup>[12]</sup>	Operation Recovery Time		t <sub>RC</sub>		ns

### **Data Retention Waveform**




### **Switching Waveforms**

Read Cycle No. 1 (Address Transition Controlled) [13, 14]



# Read Cycle No. 2 (OE Controlled) [14, 15]




- 12. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 50 \, \mu s$  or stable at  $V_{CC(min)} \ge 50 \, \mu s$ .
- 13. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
- 14.  $\overline{\text{WE}}$  is HIGH for read cycle.
- 15. Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.




# Switching Waveforms (continued)


Write Cycle No. 1 (CE Controlled) [10, 16, 17]



Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled) [10, 16, 17]



Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) [11, 17]



- 16. Data IO is high impedance if  $\overline{OE} = V_{IH}$ .
- 17. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in a high-impedance state.
- 18. During this period the IOs are in the output state and input signals should not be applied.



### **Truth Table**

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Deselect, Output disabled	Active (I <sub>CC</sub> )

# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C199D-10VXI	51-85031	28-pin (300-Mil) Molded SOJ (Pb-Free)	Industrial
	CY7C199D-10ZXI	51-85071	28-pin TSOP Type I (Pb-free)	


Please contact your local Cypress sales representative for availability of these parts.


### **Package Diagrams**


Figure 1. 28-pin (300-Mil) Molded SOJ, 51-85031


#### NOTE:

- 1. JEDEC STD REF MO088
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.006 in (0.152 mm) PER SIDE
- 3. DIMENSIONS IN INCHES MIN. MAX.










51-85031-\*C



### Package Diagrams (continued)

Figure 2. 28-pin Thin Small Outline Package Type 1 (8x13.4 mm), 51-85071

NOTE: ORIENTATION I.D MAY BE LOCATED EITHER
AS SHOWN IN OPTION 1 OR OPTION 2



All products and company names mentioned in this document are the trademarks of their respective holders.



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	201560	See ECN	SWI	Advance Information data sheet for C9 IPP
*A	233728	See ECN	RKF	DC parameters modified as per EROS (Spec # 01-02165) Pb-free Offering in Ordering Information
*B	262950	See ECN	RKF	Removed 28-LCC Pinout and Package Diagrams Added Data Retention Characteristics table Added T <sub>power</sub> Spec in Switching Characteristics table Shaded Ordering Information
*C	307594	See ECN	RKF	Reduced Speed bins to -10, -12 and -15 ns
*D	820660	See ECN	VKN	Converted from Preliminary to Final Removed 12 ns and 15 ns speed bin Removed Commercial Operating range Removed "L" part Removed 28-pin PDIP and 28-pin SOIC package Changed Overshoot spec from V <sub>CC</sub> +2V to V <sub>CC</sub> +1V in footnote #2 Changed I <sub>CC</sub> spec from 60 mA to 80 mA for 100 MHz speed bin Added I <sub>CC</sub> specs for 83 MHz, 66 MHz and 40 MHz speed bins Updated Thermal Resistance table Updated Ordering Information Table