# Freescale Semiconductor Data Sheet: Advanced Information

Document Number: MC9S08AC128

Rev. 1, 9/2008



# MC9S08AC128 8-Bit Microcontroller Data Sheet

This document contains information on a new product. Specifications and information herein are subject to change without notice.

#### 8-Bit HCS08 Central Processor Unit (CPU)

- 40-MHz HCS08 CPU (central processor unit)
- 20-MHz internal bus frequency
- HC08 instruction set with added BGND, CALL and RTC instructions
- Memory Management Unit to support paged memory.
- Linear Address Pointer to allow direct page data accesses of the entire memory map

### **Development Support**

- Background debugging system
- Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints in on-chip debug module)
- On-chip in-circuit emulator (ICE) Debug module containing three comparators and nine trigger modes. Eight deep FIFO for storing change-of-flow addresses and event-only data. Supports both tag and force breakpoints.

### **Memory Options**

- Up to 128K FLASH read/program/erase over full operating voltage and temperature
- Up to 8K Random-access memory (RAM)
- Security circuitry to prevent unauthorized access to RAM and FLASH contents

### **Clock Source Options**

 Clock source options include crystal, resonator, external clock, or internally generated clock with precision NVM trimming using ICG module

### **System Protection**

- Optional computer operating properly (COP) reset with option to run from independent internal clock source or bus clock
- CRC module to support fast cyclic redundancy checks on system memory
- Low-voltage detection with reset or interrupt
- Illegal opcode detection with reset
- Master reset pin and power-on reset (POR)

# MC9S08AC128

917A-03 840B-01







824D-02

#### **Power-Saving Modes**

Wait plus two stops

#### **Peripherals**

- ADC 16-channel, 10-bit resolution, 2.5 μs conversion time, automatic compare function, temperature sensor, internal bandgap reference channel
- SCIx Two serial communications interface modules supporting LIN 2.0 Protocol and SAE J2602 protocols; Full duplex non-return to zero (NRZ); Master extended break generation; Slave extended break detection; Wakeup on active edge
- SPIx One full and one master-only serial peripheral interface modules; Full-duplex or single-wire bidirectional; Double-buffered transmit and receive; Master or Slave mode; MSB-first or LSB-first shifting
- IIC Inter-integrated circuit bus module; Up to 100 kbps with maximum bus loading; Multi-master operation; Programmable slave address; Interrupt driven byte-by-byte data transfer; supports broadcast mode and 10 bit addressing
- TPMx One 2-channel and two 6-channel 16-bit timer/pulse-width modulator (TPM) modules:
   Selectable input capture, output compare, and edge-aligned PWM capability on each channel. Each timer module may be configured for buffered, centered PWM (CPWM) on all channels
- KBI 8-pin keyboard interrupt module

#### Input/Output

- Up to 70 general-purpose input/output pins
- Software selectable pullups on input port pins
- Software selectable drive strength and slew rate control on ports when used as outputs

### **Package Options**

- 80-pin low-profile quad flat package (LQFP)
- 64-pin quad flat package (QFP)
- 44-pin low-profile quad flat package (LQFP)

This document contains information on a new product. Specifications and information herein are subject to change without notice.

© Freescale Semiconductor, Inc., 2007-2008. All rights reserved.



# **Table of Contents**

Chapter 1	3.9.1 ICG Frequency Specifications 25
Device Overview3	3.10 AC Characteristics
1.1 MCU Block Diagram	3.10.1 Control Timing
Chapter 2	3.10.2 Timer/PWM (TPM) Module Timing 28
Pins and Connections5	3.11 SPI Characteristics
2.1 Device Pin Assignment	3.12 FLASH Specifications
Chapter 3	3.13 EMC Performance
Electrical Characteristics and Timing Specifications11	3.13.1 Radiated Emissions
3.1 Introduction	3.13.2 Conducted Transient Susceptibility 34
3.2 Parameter Classification	Chapter 4
3.3 Absolute Maximum Ratings	Ordering Information and Mechanical Drawings 37
3.4 Thermal Characteristics	4.1 Ordering Information
3.5 ESD Protection and Latch-Up Immunity	4.2 Orderable Part Numbering System
3.6 DC Characteristics	4.3 Mechanical Drawings
3.7 Supply Current Characteristics	Chapter 5
3.8 ADC Characteristics	Revision History
3.9 Internal Clock Generation Module Characteristics 24	

## **Related Documentation**

2

## MC9S08AC128 Series Reference Manual (MC9S08AC128RM)

contains extensive product information including modes of operartion, memory, resets and interrupts, register definitions, port pins, CPU, and all peripheral module information.

For the latest version of the documentation, check our website at: http://www.freescale.com

# **Chapter 1 Device Overview**

The MC9S08AC128 is a member of the low-cost, high-performance HCS08 Family of 8-bit microcontroller units (MCUs). The MC9S08AC128 uses the enhanced HCS08 core.

# 1.1 MCU Block Diagram

The block diagram in Figure 1-1 shows the structure of the MC9S08AC128 Series MCU.

#### **Chapter 1 Device Overview**




Figure 1-1. MC9S08AC128 Series Block Diagram

# **Chapter 2 Pins and Connections**

This section describes signals that connect to package pins. It includes pinout diagrams, recommended system connections, and detailed discussions of signals.

# 2.1 Device Pin Assignment

Figure 2-1 shows the 80-pin LQFP package pin assignments for the MC9S08AC128 Series device.




Figure 2-1. MC9S08AC128 Series in 80-Pin LQFP Package

Figure 2-2 shows the 64-pin package assignments for the MC9S08AC128 Series devices.




Figure 2-2. MC9S08AC128 Series in 64-Pin QFP Package




Figure 2-3 shows the 44-pin LQFP pin assignments for the MC9S08AC128 Series device.

Figure 2-3. MC9S08AC128 Series in 44-Pin LQFP Package

Piı	Pin Number		Lowest < Priority		> Highest
80	64	44	Port Pin	Alt 1	Alt 2
1	1	1	PTC4		
2	2	2	IRQ	TPMCLK <sup>1</sup>	
3	3	3	RESET		
4	4	4	PTF0	TPM1CH2	
5	5	5	PTF1	TPM1CH3	
6	6	_	PTF2	TPM1CH4	
7	7	_	PTF3	TPM1CH5	
8	8	6	PTF4	TPM2CH0	

Table 2-4. Pin Availability by Package Pin-Count

Table 2-4. Pin Availability by Package Pin-Count (continued)

Pin Number		Lowest <	Priority	> Highest	
80	64	44	Port Pin	Alt 1	Alt 2
9	9	_	PTC6		
10	10	_	PTF7		
11	11	7	PTF5	TPM2CH1	
12	12	_	PTF6		
13	_	_	PTJ0		
14	_	_	PTJ1		
15	_	_	PTJ2		
16	_	_	PTJ3		
17	13	8	PTE0	TxD1	
18	14	9	PTE1	RxD1	
19	15	10	PTE2	TPM1CH0	
20	16	11	PTE3	TPM1CH1	
21	17	12	PTE4	SS1	
22	18	13	PTE5	MISO1	
23	19	14	PTE6	MOSI1	
24	20	15	PTE7	SPSCK1	
25	21	16	V <sub>SS</sub>		
26	22	17	$V_{DD}$		
27	_	_	PTJ4		
28	_	_	PTJ5		
29	_	_	PTJ6		
30	_	_	PTJ7		
31	23	18	PTG0	KBI1P0	
32	24	19	PTG1	KBI1P1	
33	25	20	PTG2	KBI1P2	
34	26	21	PTA0		
35	27	22	PTA1		
36	28	_	PTA2		
37	29	_	PTA3		
38	30	_	PTA4		
39	31	_	PTA5		
40	32	_	PTA6		
41	33	_	PTA7		
42	_	_	PTH0	TPM2CH2	
43	_	_	PTH1	TPM2CH3	
44	_	_	PTH2	TPM2CH4	
45	_		PTH3	TPM2CH5	
46	34	23	PTB0	TPM3CH0	AD1P0
47	35	24	PTB1	TPM3CH1	AD1P1
48	36	25	PTB2	AD1P2	
49	37	26	PTB3	AD1P3	

Table 2-4. Pin Availability by Package Pin-Count (continued)

Pin Number		Lowest <	Priority	> Highest	
80	64	44	Port Pin	Alt 1	Alt 2
50	38	_	PTB4	AD1P4	
51	39	_	PTB5	AD1P5	
52	40	_	PTB6	AD1P6	
53	41	_	PTB7	AD1P7	
54	42	27	PTD0	AD1P8	
55	43	28	PTD1	AD1P9	
56	44	29	$V_{DDAD}$		
57	45	30	V <sub>SSAD</sub>		
58	46	31	PTD2	KBI1P5	AD1P10
59	47	32	PTD3	KBI1P6	AD1P11
60	48	33	PTG3	KBI1P3	
61	49	_	PTG4	KBI1P4	
62	50	_	PTD4	TPM2CLK	AD1P12
63	51	_	PTD5	AD1P13	
64	52	_	PTD6	TPM1CLK	AD1P14
65	53	_	PTD7	KBI1P7	AD1P15
66	54	34	V <sub>REFH</sub>		
67	55	35	V <sub>REFL</sub>		
68	56	36	BKGD	MS	
69	57	37	PTG5	XTAL	
70	58	38	PTG6	EXTAL	
71	59	39	V <sub>SS</sub>		
72	_	_	V <sub>DD</sub> (NC)		
73	60	40	PTC0	SCL1	
74	61	41	PTC1	SDA1	
75	_	_	PTH4	SPSCK2	
76			PTH5	MOSI2	
77		_	PTH6	MISO2	
78	62	42	PTC2	MCLK	
79	63	43	PTC3	TxD2	
80	64	44	PTC5	RxD2	

TPMCLK, TPM1CLK, and TPM2CLK options are configured via software; out of reset, TPM1CLK, TPM2CLK, and TPMCLK are available to TPM1, TPM2, and TPM3 respectively.

**Chapter 2 Pins and Connections** 

# **Chapter 3 Electrical Characteristics and Timing Specifications**

## 3.1 Introduction

This section contains electrical and timing specifications.

## 3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

**Table 3-1. Parameter Classifications** 

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

#### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

# 3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3-2 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ).

**Table 3-2. Absolute Maximum Ratings** 

Rating	Symbol	Value	Unit
Supply voltage	V <sub>DD</sub>	-0.3 to + 5.8	V
Input voltage	V <sub>In</sub>	$-0.3$ to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1</sup> , <sup>2</sup> , <sup>3</sup>	I <sub>D</sub>	± 25	mA
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Storage temperature	T <sub>stg</sub>	-55 to +150	°C

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

 $<sup>^2</sup>$   $\,$  All functional non-supply pins are internally clamped to  $\rm V_{SS}$  and  $\rm V_{DD}$ 

<sup>&</sup>lt;sup>3</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.

## 3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub> -40 to 125	°C
Maximum junction temperature	TJ	150	°C
Thermal resistance <sup>1,2,3,4</sup>			
80-pin LQFP  1s 2s2p 64-pin QFP  1s 2s2p	$\theta_{ extsf{JA}}$	61 47 57 43	°C/W
44-pin LQFP 1s 2s2p		73 56	

**Table 3-3. Thermal Characteristics** 

The average chip-junction temperature (T<sub>J</sub>) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 3-1

where:

 $T_A = Ambient temperature, °C$ 

 $\theta_{IA}$  = Package thermal resistance, junction-to-ambient, °C/W

 $P_{D} = P_{int} + P_{I/O}$ 

 $P_{int} = I_{DD} \times V_{DD}$ , Watts — chip internal power

 $P_{I/O}$  = Power dissipation on input and output pins — user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 Eqn. 3-2

Solving equations 1 and 2 for K gives:

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

<sup>&</sup>lt;sup>2</sup> Junction to Ambient Natural Convection

<sup>&</sup>lt;sup>3</sup> 1s - Single Layer Board, one signal layer

<sup>&</sup>lt;sup>4</sup> 2s2p - Four Layer Board, 2 signal and 2 power layers

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 Eqn. 3-3

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations 1 and 2 iteratively for any value of  $T_A$ .

# 3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits and JEDEC Standard for Non-Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the Human Body Model (HBM), the Machine Model (MM) and the Charge Device Model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Model	Description	Symbol	Value	Unit
	Series Resistance	R1	1500	Ω
Human Body	Storage Capacitance	С	100	pF
	Number of Pulse per pin	-	3	
	Series Resistance	R1	0	Ω
Machine	Storage Capacitance	С	200	pF
	Number of Pulse per pin	-	3	
Latch-up	Minimum input voltage limit		- 2.5	V
Lateri-up	Maximum input voltage limit		7.5	V

Table 3-4. ESD and Latch-up Test Conditions

Table 3-5. ESD and Latch-Up Protection Characteristics

Num	С	Rating	Symbol	Min	Max	Unit
1	С	Human Body Model (HBM)	V <sub>HBM</sub>	± 2000	_	V
2	С	Machine Model (MM)	V <sub>MM</sub>	± 200	_	V
3	С	Charge Device Model (CDM)	V <sub>CDM</sub>	± 500	_	V
4	С	Latch-up Current at T <sub>A</sub> = 125°C	I <sub>LAT</sub>	± 100	_	mA

## 3.6 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

**Table 3-6. DC Characteristics** 

Num	С	Parameter	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1	_	Operating Voltage	V <sub>DD</sub>	2.7	_	5.5	V
2	Р	Output high voltage — Low Drive (PTxDSn = 0) $5 \text{ V}$ , $I_{Load} = -2 \text{ mA}$ $3 \text{ V}$ , $I_{Load} = -0.6 \text{ mA}$ $5 \text{ V}$ , $I_{Load} = -0.4 \text{ mA}$ $3 \text{ V}$ , $I_{Load} = -0.24 \text{ mA}$	V <sub>OH</sub>	V <sub>DD</sub> - 1.5 V <sub>DD</sub> - 1.5 V <sub>DD</sub> - 0.8 V <sub>DD</sub> - 0.8	_ _ _	_ _ _ _	V
	Р	Output high voltage — High Drive (PTxDSn = 1) 5 V, $I_{Load}$ = -10 mA 3 V, $I_{Load}$ = -3 mA 5 V, $I_{Load}$ = -2 mA 3 V, $I_{Load}$ = -0.4 mA	VОН	$V_{DD} - 1.5$ $V_{DD} - 1.5$ $V_{DD} - 0.8$ $V_{DD} - 0.8$		_ _ _ _	v
3	P	Output low voltage — Low Drive (PTxDSn = 0) 5 V, I <sub>Load</sub> = 2 mA 3 V, I <sub>Load</sub> = 0.6 mA 5 V, I <sub>Load</sub> = 0.4 mA 3 V, I <sub>Load</sub> = 0.24 mA	V	_ _ _ _	_ _ _	1.5 1.5 0.8 0.8	V
	P	Output low voltage — High Drive (PTxDSn = 1)  5 V, I <sub>Load</sub> = 10 mA  3 V, I <sub>Load</sub> = 3 mA  5 V, I <sub>Load</sub> = 2 mA  3 V, I <sub>Load</sub> = 0.4 mA	V <sub>OL</sub>	_ _ _ _	_ _ _ _	1.5 1.5 0.8 0.8	V
4	Р	Output high current — Max total I <sub>OH</sub> for all ports 5V 3V	I <sub>OHT</sub>	_ _		100 60	mA
5	Р	Output low current — Max total I <sub>OL</sub> for all ports 5V 3V	I <sub>OLT</sub>			100 60	mA
6	Р	Input high $2.7v \le V_{DD} 4.5v$	V <sub>IH</sub>	0.70xV <sub>DD</sub>	_	_	
		voltage; all $4.5v \le V_{DD} \le 5.5v$ digital inputs	V <sub>IH</sub>	0.65xV <sub>DD</sub>	_	_	V
7	Р	Input low voltage; all digital inputs	V <sub>IL</sub>	_	_	0.35 x V <sub>DD</sub>	
8	Р	Input hysteresis; all digital inputs	V <sub>hys</sub>	0.06 x V <sub>DD</sub>			mV
9	Р	Input leakage current; input only pins <sup>2</sup>	I <sub>In</sub>	_	0.1	1	μΑ
10	Р	High Impedance (off-state) leakage current <sup>2</sup>	I <sub>OZ</sub>		0.1	1	μΑ
11	Р	Internal pullup resistors <sup>3</sup>	R <sub>PU</sub>	20	45	65	kΩ
12	Р	Internal pulldown resistors <sup>4</sup>	R <sub>PD</sub>	20	45	65	kΩ
13	С	Input Capacitance; all non-supply pins	C <sub>In</sub>	_	_	8	pF
14	D	RAM retention voltage	V <sub>RAM</sub>	_	0.6	1.0	V
15	Р	POR rearm voltage	V <sub>POR</sub>	0.9	1.4	2.0	V
16	D	POR rearm time	t <sub>POR</sub>	10		_	μs
17	Р	Low-voltage detection threshold — high range $V_{DD}$ falling $V_{DD}$ rising	V <sub>LVDH</sub>	4.2 4.3	4.3 4.4	4.4 4.5	V
18	Р	Low-voltage detection threshold — low range $V_{DD}$ falling $V_{DD}$ rising	V <sub>LVDL</sub>	2.48 2.54	2.56 2.62	2.64 2.7	V

Table 3-6. DC Characteristics (continued)

Num	С	Parameter	Symbol	Min	Typ <sup>1</sup>	Max	Unit
19	Р	Low-voltage warning threshold — high range $V_{DD}$ falling $V_{DD}$ rising		4.2 4.3	4.3 4.4	4.4 4.5	V
20	Р	Low-voltage warning threshold — low range $V_{\mathrm{DD}}$ falling $V_{\mathrm{DD}}$ rising	V <sub>LVWL</sub>	2.48 2.54	2.56 2.62	2.64 2.7	V
21	Р	Low-voltage inhibit reset/recover hysteresis 5V 3V	V <sub>hys</sub>	_ _ _	100 60	_ _ _	mV

<sup>&</sup>lt;sup>1</sup> Typical values are based on characterization data at 25°C unless otherwise stated.

<sup>&</sup>lt;sup>4</sup> Measured with  $V_{In} = V_{DD}$ .




Figure 3-1. Typical  $I_{OH}$  (Low Drive) vs  $V_{DD}$ - $V_{OH}$  at  $V_{DD}$  = 3 V

<sup>&</sup>lt;sup>2</sup> Measured with  $V_{In} = V_{DD}$  or  $V_{SS}$ .

 $<sup>^{3}</sup>$  Measured with  $V_{In} = V_{SS}$ .




Figure 3-2. Typical  $I_{OH}$  (High Drive) vs  $V_{DD}-V_{OH}$  at  $V_{DD}$  = 3 V




Figure 3-3. Typical  $I_{OH}$  (Low Drive) vs  $V_{DD}$ - $V_{OH}$  at  $V_{DD}$  = 5 V




Figure 3-4. Typical  $I_{OH}$  (High Drive) vs  $V_{DD}-V_{OH}$  at  $V_{DD}$  = 5 V

# 3.7 Supply Current Characteristics

**Table 3-7. Supply Current Characteristics** 

Num	С	Parameter	Symbol	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Max	Unit	Temp (°C)
_		Run supply current measured at		5	0.750	0.950 <sup>3</sup>		_
1	С	(CPU clock = 2 MHz, f <sub>Bus</sub> = 1 MHz)	RI <sub>DD</sub>	3	0.570	0.770	mA	−40 to 125°C
		Run supply current measured at		5	4.9	5.10 <sup>5</sup>		
2	С	(CPU clock = 16 MHz, f <sub>Bus</sub> = 8 MHz)	RI <sub>DD</sub>	3	3.5	3.70	mA	−40 to 125°C
		Stop2 mode supply current		5	1.0	25 160	μΑ	-40 to 85°C -40 to 125°C
3	С				1.0			
			S2I <sub>DD</sub>	3	0.8	23 150	μΑ	-40 to 85°C -40 to 125°C
		Stop3 mode supply current		5	4.0	27	μΑ	-40 to 85°C
4	С		001		1.2	180 <sup>3</sup>	•	−40 to 125°C
			S3I <sub>DD</sub>	3	1.0	25 170	μΑ	-40 to 85°C -40 to 125°C
				5	300	500 500	nA	-40 to 85°C -40 to 125°C
5	С	RTI adder to stop2 or stop3 <sup>6</sup>	5231					
			S23I <sub>DDRTI</sub>	3	300	500 500	nA	-40 to 85°C -40 to 125°C
				5	110	180 180	μΑ	-40 to 85°C -40 to 125°C
6	С	LVD adder to stop3 (LVDE = LVDSE = 1)	S3I <sub>DDLVD</sub>					
			DDLVD	3	90	160 160	μΑ	-40 to 85°C -40 to 125°C
7	С	Adder to stop3 for oscillator enabled <sup>7</sup>		5,3	5	8	μΑ	-40 to 85°C
		(OSCSTEN =1)	S3I <sub>DDOSC</sub>			8	μΑ	–40 to 125°C

<sup>&</sup>lt;sup>1</sup> Typical values are based on characterization data at 25°C unless otherwise stated. See Figure 3-5 through Figure 3-7 for typical curves across voltage/temperature.

<sup>&</sup>lt;sup>2</sup> All modules except ADC active, ICG configured for FBE, and does not include any dc loads on port pins


<sup>&</sup>lt;sup>3</sup> Every unit tested to this parameter. All other values in the Max column are guaranteed by characterization.

<sup>&</sup>lt;sup>4</sup> All modules except ADC active, ICG configured for FBE, and does not include any dc loads on port pins


<sup>&</sup>lt;sup>5</sup> Every unit tested to this parameter. All other values in the Max column are guaranteed by characterization.


 $<sup>^6</sup>$  Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode. Wait mode typical is 560  $\mu A$  at 3 V with  $f_{Bus}$  = 1 MHz.

Values given under the following conditions: low range operation (RANGE = 0) with a 32.768kHz crystal, low power mode (HGO = 0), clock monitor disabled (LOCD = 1).



Note: External clock is square wave supplied by function generator. For FEE mode, external reference frequency is 4 MHz Figure 3-5. Typical Run  $I_{DD}$  for FBE and FEE Modes,  $I_{DD}$  vs.  $V_{DD}$ 





## 3.8 ADC Characteristics

Table 3-8. 5 Volt 10-bit ADC Operating Conditions

Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit
Supply voltage	Absolute	V <sub>DDAD</sub>	2.7	_	5.5	V
	Delta to V <sub>DD</sub> (V <sub>DD</sub> -V <sub>DDAD</sub> ) <sup>2</sup>	$\Delta V_{DDAD}$	-100	0	+100	mV
Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> -V <sub>SSAD</sub> ) <sup>2</sup>	ΔV <sub>SSAD</sub>	-100	0	+100	mV
Ref voltage high		V <sub>REFH</sub>	2.7	$V_{DDAD}$	V <sub>DDAD</sub>	V
Ref voltage low		V <sub>REFL</sub>	V <sub>SSAD</sub>	V <sub>SSAD</sub>	V <sub>SSAD</sub>	V
Supply current	Stop, reset, module off	I <sub>DDAD</sub>	_	0.011	1	μΑ
Input voltage		V <sub>ADIN</sub>	V <sub>REFL</sub>	_	V <sub>REFH</sub>	V
Input capacitance		C <sub>ADIN</sub>	_	4.5	5.5	pF
Input resistance		R <sub>ADIN</sub>	_	3	5	kΩ
Analog source resistance External to MCU	10-bit mode f <sub>ADCK</sub> > 4MHz f <sub>ADCK</sub> < 4MHz	R <sub>AS</sub>	_	_	5 10	kΩ
	8-bit mode (all valid f <sub>ADCK</sub> )		_	_	10	V μA V pF kΩ
ADC conversion clock frequency	High speed (ADLPC = 0)	f	0.4	_	8.0	N/LI-
	Low power (ADLPC = 1)	f <sub>ADCK</sub>	0.4	_	4.0	- MHz
Temp Sensor	-40 °C to 25 °C			3.266	_	mV/°
Slope	25 °C to 125 °C	- m	_	3.638	_	С
Temp Sensor Voltage	25 °C	V <sub>TEMP25</sub>	_	1.396	_	V

Typical values assume  $V_{DDAD} = 5.0 \text{ V}$ , Temp = 25°C,  $f_{ADCK} = 1.0 \text{MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>&</sup>lt;sup>2</sup> dc potential difference.




Figure 3-8. ADC Input Impedance Equivalency Diagram

Table 3-9. 5 Volt 10-bit ADC Characteristics ( $V_{REFH} = V_{DDAD}$ ,  $V_{REFL} = V_{SSAD}$ )

Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit
Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1		Т	I <sub>DDAD</sub>	_	133	_	μА
Supply current ADLPC = 1 ADLSMP = 0 ADCO = 1		Т	I <sub>DDAD</sub>	_	218	_	μА
Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1		Т	I <sub>DDAD</sub>	_	327	_	μА
Supply current		Т	I <sub>DDAD</sub>	_	582	_	μА
ADLPC = 0 ADLSMP = 0 ADCO = 1	V <sub>DDAD</sub> ≤ 5.5 V	Р		_	_	1	mA
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f <sub>ADACK</sub>	2	3.3	5	MHz
$t_{ADACK} = 1/f_{ADACK}$	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time	Short sample (ADLSMP = 0)	Р	t <sub>ADC</sub>	_	20	_	ADCK
(Including sample time)	Long sample (ADLSMP = 1)			_	40	_	cycles
Sample time	Short sample (ADLSMP = 0)	Р	t <sub>ADS</sub>	_	3.5	_	ADCK
	Long sample (ADLSMP = 1)	_		_	23.5	_	cycles
Total unadjusted error	10-bit mode	Р	E <sub>TUE</sub>	_	±1	±2.5	LSB <sup>2</sup>
Includes quantization	8-bit mode			_	±0.5	±1.0	1
Differential non-linearity	10-bit mode	Р	DNL	_	±0.5	±1.0	LSB <sup>2</sup>
	8-bit mode			_	±0.3	±0.5	
	Monotoni	icity and	d no-missing	g-codes gu	aranteed	•	•
Integral non-linearity	10-bit mode	С	INL	_	±0.5	±1.0	LSB <sup>2</sup>
	8-bit mode			_	±0.3	±0.5	]
Zero-scale error	10-bit mode	Р	E <sub>ZS</sub>	_	±0.5	±1.5	LSB <sup>2</sup>
$V_{ADIN} = V_{SSA}$	8-bit mode			_	±0.5	±0.5	
Full-scale error	10-bit mode	Р	E <sub>FS</sub>	_	±0.5	±1.5	LSB <sup>2</sup>
$V_{ADIN} = V_{DDA}$	8-bit mode			_	±0.5	±0.5	
Quantization error	10-bit mode	D	EQ	_	_	±0.5	LSB <sup>2</sup>
	8-bit mode			_	_	±0.5	

Table 3-9. 5 Volt 10-bit ADC Characteristics (V<sub>REFH</sub> = V<sub>DDAD</sub>, V<sub>REFL</sub> = V<sub>SSAD</sub>)

Characteristic	Conditions		Symb	Min	Typ <sup>1</sup>	Max	Unit
Input leakage error	10-bit mode	D	E <sub>IL</sub>	_	±0.2	±2.5	LSB <sup>2</sup>
Pad leakage <sup>3</sup> * R <sub>AS</sub>	8-bit mode			_	±0.1	±1	

Typical values assume  $V_{DDAD} = 5.0V$ , Temp = 25C,  $f_{ADCK} = 1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

## 3.9 Internal Clock Generation Module Characteristics




Table 3-10. ICG DC Electrical Specifications (Temperature Range = −40 to 125°C Ambient)

Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
Load capacitors	C <sub>1</sub> C <sub>2</sub>	See Note <sup>2</sup>			
Feedback resistor Low range (32k to 100 kHz) High range (1M – 16 MHz)	R <sub>F</sub>		10 1		ΜΩ ΜΩ
Series resistor  Low range  Low Gain (HGO = 0)  High Gain (HGO = 1)  High range  Low Gain (HGO = 0)  High Gain (HGO = 1)  ≥ 8 MHz  4 MHz  1 MHz	R <sub>S</sub>	_ _ _	0 100 0 0 10 20	_ _ _ _	kΩ

 $<sup>^{1}</sup>$  Typical values are based on characterization data at  $V_{DD}$  = 5.0V, 25°C or is typical recommended value.

<sup>&</sup>lt;sup>2</sup> 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$ 

Based on input pad leakage current. Refer to pad electricals.

<sup>&</sup>lt;sup>2</sup> See crystal or resonator manufacturer's recommendation.

# 3.9.1 ICG Frequency Specifications

Table 3-11. ICG Frequency Specifications

 $(V_{DDA} = V_{DDA} \text{ (min) to } V_{DDA} \text{ (max), Temperature Range} = -40 \text{ to } 125^{\circ}\text{C Ambient)}$ 

Num	С	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
		Oscillator crystal or resonator (REFS = 1) (Fundamental mode crystal or ceramic resonator) Low range High range	flo	32	_	100	kHz
1		High Gain, FBE (HGO = 1,CLKS = 10) High Gain, FEE (HGO = 1,CLKS = 11) Low Power, FBE (HGO = 0, CLKS = 10) Low Power, FEE (HGO = 0, CLKS = 11)	fhi_byp fhi_eng flp_byp flp_eng	1 2 1 2	_ _	16 10 8 8	MHz MHz MHz MHz
2		Input clock frequency (CLKS = 11, REFS = 0)  Low range  High range	f <sub>lo</sub> f <sub>hi_eng</sub>	32 2		100 10	kHz MHz
3		Input clock frequency (CLKS = 10, REFS = 0)	f <sub>Extal</sub>	0	_	40	MHz
4		Internal reference frequency (untrimmed)	f <sub>ICGIRCLK</sub>	182.25	243	303.75	kHz
5		Duty cycle of input clock (REFS = 0)	t <sub>dc</sub>	40	_	60	%
6		Output clock ICGOUT frequency CLKS = 10, REFS = 0 All other cases	f <sub>ICGOUT</sub>	f <sub>Extal</sub> (min) f <sub>lo</sub> (min)		f <sub>Extal</sub> (max) f <sub>ICGDCLKmax</sub> ( max)	MHz
7		Minimum DCO clock (ICGDCLK) frequency	f <sub>ICGDCLKmin</sub>	3	_		MHz
8		Maximum DCO clock (ICGDCLK) frequency	f <sub>ICGDCLKmax</sub>		_	40	MHz
9		Self-clock mode (ICGOUT) frequency <sup>2</sup>	f <sub>Self</sub>	f <sub>ICGDCLKmin</sub>		f <sub>ICGDCLKmax</sub>	MHz
10		Self-clock mode reset (ICGOUT) frequency	f <sub>Self_reset</sub>	5.5	8	10.5	MHz
11		Loss of reference frequency <sup>3</sup> Low range  High range	f <sub>LOR</sub>	5 50		25 500	kHz
12		Loss of DCO frequency <sup>4</sup>	f <sub>LOD</sub>	0.5		1.5	MHz
13		Crystal start-up time <sup>5, 6</sup> Low range High range	t CSTL t CSTH	_	430 4	_	ms
14		FLL lock time <sup>, 7</sup> Low range High range	t <sub>Lockl</sub> t <sub>Lockh</sub>			2 2	ms
15		FLL frequency unlock range	n <sub>Unlock</sub>	-4*N		4*N	counts
16		FLL frequency lock range	n <sub>Lock</sub>	−2*N		2*N	counts
17		ICGOUT period jitter, <sup>, 8</sup> measured at f <sub>ICGOUT</sub> Max Long term jitter (averaged over 2 ms interval)	C <sub>Jitter</sub>	_		0.2	% f <sub>ICG</sub>
18		Internal oscillator deviation from trimmed frequency <sup>9</sup> $V_{DD} = 2.7 - 5.5 \text{ V, (constant temperature)}$ $V_{DD} = 5.0 \text{ V} \pm 10\%, -40^{\circ} \text{ C to } 125^{\circ}\text{C}$	ACC <sub>int</sub>		±0.5 ±0.5	±2 ±2	%

 $V_{DD} = 5.0 \text{ V} \pm 10\%$ ,  $-40^{\circ}$  C to 125°C  $V_{DD} = 5.0 \text{ V}$  Typical values are based on characterization data at  $V_{DD} = 5.0 \text{ V}$ , 25°C unless otherwise stated.

<sup>&</sup>lt;sup>2</sup> Self-clocked mode frequency is the frequency that the DCO generates when the FLL is open-loop.

#### **Chapter 3 Electrical Characteristics and Timing Specifications**

- 3 Loss of reference frequency is the reference frequency detected internally, which transitions the ICG into self-clocked mode if it is not in the desired range.
- Loss of DCO frequency is the DCO frequency detected internally, which transitions the ICG into FLL bypassed external mode (if an external reference exists) if it is not in the desired range.
- <sup>5</sup> This parameter is characterized before qualification rather than 100% tested.
- <sup>6</sup> Proper PC board layout procedures must be followed to achieve specifications.
- This specification applies to the period of time required for the FLL to lock after entering FLL engaged internal or external modes. If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>ICGOUT</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DDA</sub> and V<sub>SSA</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.
- 9 See Figure 3-9




Figure 3-9. Internal Oscillator Deviation from Trimmed Frequency

## 3.10 AC Characteristics

This section describes ac timing characteristics for each peripheral system. For detailed information about how clocks for the bus are generated, see Chapter 10, "Internal Clock Generator (S08ICGV4)."

## 3.10.1 Control Timing

**Table 3-12. Control Timing** 

Num	С	Parameter	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1		Bus frequency (t <sub>cyc</sub> = 1/f <sub>Bus</sub> )	f <sub>Bus</sub>	dc	_	20	MHz
2		Real-time interrupt internal oscillator period	t <sub>RTI</sub>	700		1300	μs
3		External reset pulse width <sup>2</sup> (t <sub>cyc</sub> = 1/f <sub>Self_reset</sub> )	t <sub>extrst</sub>	1.5 x t <sub>Self_reset</sub>		_	ns
4		Reset low drive <sup>3</sup>	t <sub>rstdrv</sub>	34 x t <sub>cyc</sub>		_	ns
5		Active background debug mode latch setup time	t <sub>MSSU</sub>	25		_	ns
6		Active background debug mode latch hold time	t <sub>MSH</sub>	25		_	ns
7		IRQ pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	t <sub>ILIH</sub> , t <sub>IHIL</sub>	100 1.5 x t <sub>cyc</sub>	_	_	ns
8		KBIPx pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>3</sup>	t <sub>ILIH</sub> , t <sub>IHIL</sub>	100 1.5 x t <sub>cyc</sub>	_	_	ns
9		Port rise and fall time (load = 50 pF) <sup>5</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		3 30		ns

<sup>&</sup>lt;sup>1</sup> Typical values are based on characterization data at  $V_{DD} = 5.0V$ , 25°C unless otherwise stated.



Figure 3-10. Reset Timing

<sup>&</sup>lt;sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

<sup>&</sup>lt;sup>3</sup> When any reset is initiated, internal circuitry drives the reset pin low for about 34 bus cycles and then samples the level on the reset pin about 38 bus cycles later to distinguish external reset requests from internal requests.

<sup>&</sup>lt;sup>4</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 $<sup>^{5}</sup>$  Timing is shown with respect to 20% V $_{
m DD}$  and 80% V $_{
m DD}$  levels. Temperature range -40 $^{\circ}$ C to 125 $^{\circ}$ C.




Figure 3-11. Active Background Debug Mode Latch Timing




Figure 3-12. IRQ/KBIPx Timing

## 3.10.2 Timer/PWM (TPM) Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

**Function Symbol** Min Max Unit MHz External clock frequency f<sub>TPMext</sub> dc  $f_{Bus}/4$  $t_{\mathsf{TPMext}}$ External clock period 4  $t_{cyc}$ External clock high time 1.5  $\rm t_{\rm cyc}$ t<sub>clkh</sub> External clock low time 1.5 t<sub>clkl</sub>  $t_{cyc}$ Input capture pulse width 1.5 **t**ICPW t<sub>cyc</sub>

**Table 3-13. TPM Input Timing** 




Figure 3-13. Timer External Clock




Figure 3-14. Timer Input Capture Pulse

## 3.11 SPI Characteristics

Table 3-14 and Figure 3-15 through Figure 3-18 describe the timing requirements for the SPI system.

**Table 3-14. SPI Electrical Characteristic** 

Num <sup>1</sup>	С	Characteristic <sup>2</sup>	Symbol	Min	Max	Unit
		Operating frequency <sup>3</sup> Master  Slave	f <sub>op</sub> f <sub>op</sub>	f <sub>Bus</sub> /2048 dc	f <sub>Bus</sub> /2 f <sub>Bus</sub> /4	Hz
1		Cycle time Master Slave	t <sub>SCK</sub> t <sub>SCK</sub>	2 4	2048 —	t <sub>cyc</sub>
2		Enable lead time Master Slave	t <sub>Lead</sub> t <sub>Lead</sub>	— 1/2	1/2 —	t <sub>SCK</sub>
3		Enable lag time Master Slave	t <sub>Lag</sub> t <sub>Lag</sub>	— 1/2	1/2 —	t <sub>SCK</sub>
4		Clock (SPSCK) high time Master and Slave	t <sub>SCKH</sub>	1/2 t <sub>SCK</sub> – 25	_	ns
5		Clock (SPSCK) low time Master and Slave	t <sub>SCKL</sub>	1/2 t <sub>SCK</sub> – 25	_	ns
6		Data setup time (inputs)  Master Slave	t <sub>SI(M)</sub>	30 30		ns ns
7		Data hold time (inputs)  Master Slave	t <sub>HI(M)</sub> t <sub>HI(S)</sub>	30 30	_ _	ns ns
8		Access time, slave <sup>4</sup>	t <sub>A</sub>	0	40	ns
9		Disable time, slave <sup>5</sup>	t <sub>dis</sub>		40	ns
10		Data setup time (outputs)  Master Slave	t <sub>SO</sub>	25 25		ns ns
11		Data hold time (outputs)  Master Slave	t <sub>HO</sub>	-10 -10		ns ns


<sup>&</sup>lt;sup>1</sup> Refer to Figure 3-15 through Figure 3-18.

<sup>&</sup>lt;sup>2</sup> All timing is shown with respect to 20% V<sub>DD</sub> and 70% V<sub>DD</sub>, unless noted; 100 pF load on all SPI pins. All timing assumes slew rate control disabled and high drive strength enabled for SPI output pins.

<sup>&</sup>lt;sup>3</sup> Maximum baud rate must be limited to 5 MHz due to pad input characteristics.

<sup>&</sup>lt;sup>4</sup> Time to data active from high-impedance state.


<sup>&</sup>lt;sup>5</sup> Hold time to high-impedance state.



#### NOTES:

- 1.  $\overline{SS}$  output mode (MODFEN = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 3-15. SPI Master Timing (CPHA = 0)




### NOTES:

- 1.  $\overline{SS}$  output mode (MODFEN = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


Figure 3-16. SPI Master Timing (CPHA = 1)

#### **Chapter 3 Electrical Characteristics and Timing Specifications**



1. Not defined but normally MSB of character just received

Figure 3-17. SPI Slave Timing (CPHA = 0)



1. Not defined but normally LSB of character just received

Figure 3-18. SPI Slave Timing (CPHA = 1)

## 3.12 FLASH Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal V<sub>DD</sub> supply. For more detailed information about program/erase operations, see Chapter 4, "Memory."

Table 3-15. Flash Characteristics

Num	С	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1	Р	Supply voltage for program/erase	V <sub>prog/erase</sub>	2.7		5.5	V
2	Р	Supply voltage for read operation	V <sub>Read</sub>	2.7		5.5	V
3	Р	Internal FCLK frequency <sup>2</sup>	f <sub>FCLK</sub>	150		200	kHz
4	Р	Internal FCLK period (1/FCLK)	t <sub>Fcyc</sub>	5 6.67			μs
5	Р	Byte program time (random location) <sup>(2)</sup>	t <sub>prog</sub>	9			t <sub>Fcyc</sub>
6	С	Byte program time (burst mode) <sup>(2)</sup>	t <sub>Burst</sub>	4			t <sub>Fcyc</sub>
7	Р	Page erase time <sup>3</sup>	t <sub>Page</sub>		4000		t <sub>Fcyc</sub>
8	Р	Mass erase time <sup>(2)</sup>	t <sub>Mass</sub>	20,000			t <sub>Fcyc</sub>
9	С	Program/erase endurance <sup>4</sup> T <sub>L</sub> to T <sub>H</sub> = -40°C to + 125°C T = 25°C		10,000 — — — — 100,000 —		_	cycles
10	С	Data retention <sup>5</sup>	t <sub>D_ret</sub>	t <sub>D_ret</sub> 15 100 —			years

 $<sup>^{1}</sup>$  Typical values are based on characterization data at  $V_{DD}$  = 5.0 V, 25°C unless otherwise stated.

<sup>&</sup>lt;sup>2</sup> The frequency of this clock is controlled by a software setting.

These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

<sup>&</sup>lt;sup>4</sup> Typical endurance for Flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale Semiconductor defines typical endurance, please refer to Engineering Bulletin EB619/D, Typical Endurance for Nonvolatile Memory.

Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale Semiconductor defines typical data retention, please refer to Engineering Bulletin EB618/D, Typical Data Retention for Nonvolatile Memory.

## 3.13 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

## 3.13.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East). For more detailed information concerning the evaluation results, conditions and setup, please refer to the EMC Evaluation Report for this device.

The maximum radiated RF emissions of the tested configuration in all orientations are less than or equal to the reported emissions levels.

Parameter	Symbol	Conditions	Frequency	f <sub>osc</sub> /f <sub>Bus</sub>	Level <sup>1</sup> (Max)	Unit
	V <sub>RE_TEM</sub>	V <sub>DD</sub> = 5.0 V	0.15 – 50 MHz	32kHz crystal	30	dΒμV
		T <sub>A</sub> = +25°C package type	50 – 150 MHz	20MHz Bus	32	
Radiated emissions,		80 LQFP	150 – 500 MHz		19	
electric field			500 – 1000 MHz		7	
			IEC Level		1	_
			SAE Level		4	_

Table 3-16. Radiated Emissions

# 3.13.2 Conducted Transient Susceptibility

Microcontroller transient conducted susceptibility is measured in accordance with an internal Freescale test method. The measurement is performed with the microcontroller installed on a custom EMC evaluation board and running specialized EMC test software designed in compliance with the test method. The conducted susceptibility is determined by injecting the transient susceptibility signal on each pin of the microcontroller. The transient waveform and injection methodology is based on IEC 61000-4-4 (EFT/B). The transient voltage required to cause performance degradation on any pin in the tested configuration is greater than or equal to the reported levels unless otherwise indicated by footnotes below the table.

Data based on qualification test results.

**Table 3-17.** 

Parameter	Symbol	Conditions	f <sub>OSC</sub> /f <sub>BUS</sub>	Result	Amplitude <sup>1</sup> (Min)	Unit
				А	TBD	
Conducted susceptibility, electrical	cted susceptibility, electrical $V_{AB} = +25^{\circ}\text{C}$ crystal	4MHz crystal	В	TBD	kV	
fast transient/burst (EFT/B)			20MHz Bus	С	TBD	, KV
				D	TBD	

<sup>&</sup>lt;sup>1</sup> Data based on qualification test results. Not tested in production.

The susceptibility performance classification is described in Table 3-18.

**Table 3-18. Susceptibility Performance Classification** 

Result		Performance Criteria
А	No failure	The MCU performs as designed during and after exposure.
В	Self-recovering failure	The MCU does not perform as designed during exposure. The MCU returns automatically to normal operation after exposure is removed.
С	Soft failure	The MCU does not perform as designed during exposure. The MCU does not return to normal operation until exposure is removed and the RESET pin is asserted.
D	Hard failure	The MCU does not perform as designed during exposure. The MCU does not return to normal operation until exposure is removed and the power to the MCU is cycled.
E	Damage	The MCU does not perform as designed during and after exposure. The MCU cannot be returned to proper operation due to physical damage or other permanent performance degradation.



# **Chapter 4 Ordering Information and Mechanical Drawings**

## 4.1 Ordering Information

This section contains ordering numbers for MC9S08AC128 Series devices. See below for an example of the device numbering system.

 Device Number¹
 Memory
 Available Packages²


 FLASH
 RAM
 Type

 MC9S08AC128
 128K
 8K
 80 LQFP, 64 QFP, 44-LQFP

 MC9S08AC96
 96K
 6K
 80 LQFP, 64 QFP, 44-LQFP

Table 4-1. Device Numbering System

# 4.2 Orderable Part Numbering System



## 4.3 Mechanical Drawings

Table 4-2 provides the available package types and their document numbers. The latest package outline/mechanical drawings are available on the MC9S08AC128 Series Product Summary pages at http://www.freescale.com.

To view the latest drawing, either:

- Click on the appropriate link in Table 4-2, or
- Open a browser to the Freescale® website (http://www.freescale.com), and enter the appropriate document number (from Table 4-2) in the "Enter Keyword" search box at the top of the page.

Pin Count	Туре	Designator	Document No.
80	LQFP	LK	98ASS23237W
64	QFP	FU	98ASB42844B
44	LQFP	FG	98ASS23225W

**Table 4-2. Package Information** 

See Table 1-1 for a complete description of modules included on each device.

See Table 4-2 for package information.

# **Chapter 5 Revision History**

To provide the most up-to-date information, the version of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://freescale.com/

The following revision history table summarizes changes contained in this document.

Revision Number	Revision Date	Description of Changes
1	9/2008	Initial release of a separate data sheet and reference manual. Removed PTH7, clarified SPI as one full and one master-only, added missing RoHS logo, updated back cover addresses, and incorporated general release edits and updates. Added some finalized electrical characteristics.

**Chapter 5 Revision History** 



#### How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

**USA/Europe or Locations Not Listed:** Freescale Semiconductor

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 010 5879 8000
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 1-303-675-2140 Fax: 1-303-675-2150 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007-2008.

