14-Bit, 8-Channel, 250 kSPS PulSAR ADC

AD7949

FEATURES

- 14-bit resolution with no missing codes
- 8-channel multiplexer with choice of inputs
  - Unipolar single ended
  - Differential (GND sense)
  - Pseudobipolar
- Throughput: 250 kSPS
- INL/DNL: ±0.5 LSB typical
- SINAD: 85 dB @ 20 kHz
- THD: 100 dB @ 20 kHz
- Analog input range: 0 V to V_{REF} with V_{REF} up to VDD
- Multiple reference types
  - Internal selectable 2.5 V or 4.096 V
  - External buffered (up to 4.096 V)
  - External (up to VDD)
- Internal temperature sensor
- Channel sequencer, selectable 1-pole filter, busy indicator
- No pipeline delay, SAR architecture
- Single-supply 2.7 V to 5.5 V operation with 1.8 V to 5 V logic interface
- Serial interface compatible with SPI, MICROWIRE, QSPI, and DSP
- Power dissipation
  - 2.9 mW @ 2.5 V/200 kSPS
  - 10.8 mW @ 5 V/250 kSPS
- Standby current: 50 nA
- 20-lead 4 mm × 4 mm LFCSP package

APPLICATIONS

- Battery-powered equipment
- Medical instruments: ECG/EKG
- Mobile communications: GPS
- Personal digital assistants
- Power line monitoring
- Data acquisition
- Seismic data acquisition systems
- Instrumentation
- Process control

FUNCTIONAL BLOCK DIAGRAM



Figure 1.

Table 1. Multichannel 14-/16-Bit PulSAR® ADC

Type	Channels	250 kSPS	500 kSPS	ADC Driver
14-Bit	8	AD7949		ADA4841-x
16-Bit	4	AD7682		ADA4841-x
16-Bit	8	AD7689	AD7699	ADA4841-x

GENERAL DESCRIPTION

The AD7949 is an 8-channel, 14-bit, charge redistribution successive approximation register (SAR) analog-to-digital converter (ADC) that operates from a single power supply, VDD.

The AD7949 contains all components for use in a multichannel, low power data acquisition system, including a true 14-bit SAR ADC with no missing codes; an 8-channel, low crosstalk multiplexer useful for configuring the inputs as single ended (with or without ground sense), differential, or bipolar; an internal low drift reference (selectable 2.5 V or 4.096 V) and buffer; a temperature sensor; a selectable one-pole filter; and a sequencer that is useful when channels are continuously scanned in order.

The AD7949 uses a simple SPI interface for writing to the configuration register and receiving conversion results. The SPI interface uses a separate supply, VIO, which is set to the host logic level. Power dissipation scales with throughput.

The AD7949 is housed in a tiny 20-lead LFCSP with operation specified from −40°C to +85°C.

Rev. A

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113

TABLE OF CONTENTS

REVISION HISTORY

5/08—Rev. 0 to Rev. A

Changes to Ordering Guide ... 26

5/08—Revision 0: Initial Version

SPECIFICATIONS

VDD = 2.5 V to 5.5 V, VIO = 2.3 V to VDD, V_{REF} = VDD, all specifications T_{MIN} to T_{MAX}, unless otherwise noted.

Table 2.

Parameter	Conditions/Comments	Min	Typ	Max	Unit
RESOLUTION		14			Bits
ANALOG INPUT					
Voltage Range	Unipolar mode	0		$+V_{REF}$	V
	Bipolar mode	$-V_{REF}/2$		$+V_{REF}/2$	
Absolute Input Voltage	Positive input, unipolar and bipolar modes	−0.1		V_{REF} + 0.1	V
	Negative or COM input, unipolar mode	−0.1		+0.1	
	Negative or COM input, bipolar mode	$V_{REF}/2$ − 0.1	$V_{REF}/2$	$V_{REF}/2$ + 0.1	
Analog Input CMRR	f_{IN} = 250 kHz		68		dB
Leakage Current at 25°C	Acquisition phase		1		nA
Input Impedance[1]					
THROUGHPUT					
Conversion Rate					
Full Bandwidth[2]	VDD = 4.5 V to 5.5 V	0		250	kSPS
	VDD = 2.3 V to 4.5 V	0		200	kSPS
¼ Bandwidth[2]	VDD = 4.5 V to 5.5 V	0		62.5	kSPS
	VDD = 2.3 V to 4.5 V	0		50	kSPS
Transient Response	Full-scale step, full bandwidth			1.8	µs
	Full-scale step, ¼ bandwidth			14.8	µs
ACCURACY					
No Missing Codes		14			Bits
Integral Linearity Error		−1	±0.5	+1	LSB[3]
Differential Linearity Error		−1	±0.25	+1	LSB
Transition Noise	REF = VDD = 5 V		0.1		LSB
Gain Error[4]		−5	±0.5	+5	LSB
Gain Error Match		−1	±0.2	+1	LSB
Gain Error Temperature Drift			±1		ppm/°C
Offset Error[4]			±0.5		LSB
Offset Error Match		−1	±0.2	+1	LSB
Offset Error Temperature Drift			±1		ppm/°C
Power Supply Sensitivity	VDD = 5 V ± 5%		±0.2		LSB

Parameter	Conditions/Comments	Min	Typ	Max	Unit
AC ACCURACY[5]					
Dynamic Range			85.6		dB[6]
Signal-to-Noise	f_{IN} = 20 kHz, VREF = 5 V	84.5	85.5		dB
	f_{IN} = 20 kHz, VREF = 4.096 V internal REF		85		dB
	f_{IN} = 20 kHz, VREF = 2.5 V internal REF		84		dB
SINAD	f_{IN} = 20 kHz, VREF = 5 V	84	85		dB
	f_{IN} = 20 kHz, VREF = 5 V, −60 dB input		33.5		dB
	f_{IN} = 20 kHz, VREF = 4.096 V internal REF		85		dB
	f_{IN} = 20 kHz, VREF = 2.5 V internal REF		84		dB
Total Harmonic Distortion	f_{IN} = 20 kHz		−100		dB
Spurious-Free Dynamic Range	f_{IN} = 20 kHz		108		dB
Channel-to-Channel Crosstalk	f_{IN} = 100 kHz on adjacent channel(s)		−125		dB
SAMPLING DYNAMICS					
−3 dB Input Bandwidth	Selectable	0.425	1.7		MHz
Aperture Delay	VDD = 5 V		2.5		ns
INTERNAL REFERENCE					
REF Output Voltage	2.5 V, @ 25°C	2.490	2.500	2.510	V
	4.096 V, @ 25°C	4.086	4.096	4.106	V
REFIN Output Voltage[7]	2.5 V, @ 25°C		1.2		V
	4.096 V, @ 25°C		2.3		V
REF Output Current			±300		µA
Temperature Drift			±10		ppm/°C
Line Regulation	VDD = 5 V ± 5%		±15		ppm/V
Long-Term Drift	1000 hours		50		ppm
Turn-On Settling Time	CREF = 10 µF		5		ms
EXTERNAL REFERENCE					
Voltage Range	REF input	0.5		VDD + 0.3	V
	REFIN input (buffered)	0.5		VDD − 0.2	V
Current Drain	250 kSPS, REF = 5 V		50		µA
TEMPERATURE SENSOR					
Output Voltage[8]	@ 25°C		283		mV
Temperature Sensitivity			1		mV/°C
DIGITAL INPUTS					
Logic Levels					
V_{IL}		−0.3		+0.3 × VIO	V
V_{IH}		0.7 × VIO		VIO + 0.3	V
I_{IL}		−1		+1	µA
I_{IH}		−1		+1	µA
DIGITAL OUTPUTS					
Data Format[9]					
Pipeline Delay[10]					
V_{OL}	ISINK = +500 µA			0.4	V
V_{OH}	ISOURCE = −500 µA	VIO − 0.3			V

Parameter	Conditions/Comments	Min	Typ	Max	Unit
POWER SUPPLIES					
VDD	Specified performance	2.3		5.5	V
VIO	Specified performance	2.3		VDD + 0.3	V
	Operating range	1.8		VDD + 0.3	V
Standby Current[11, 12]	VDD and VIO = 5 V, @ 25°C		50		nA
Power Dissipation	VDD = 2.5 V, 100 SPS throughput		1.5		µW
	VDD = 2.5V, 100 kSPS throughput		1.45	2.0	mW
	VDD = 2.5 V, 200 kSPS throughput		2.9	4.0	mW
	VDD = 5 V , 250 kSPS throughput		10.8	12.5	mW
	VDD = 5 V, 250 kSPS throughput with internal reference		13.5	15.5	mW
Energy per Conversion			50		nJ
TEMPERATURE RANGE[13]					
Specified Performance	T_{MIN} to T_{MAX}	−40		+85	°C

[1] See the Analog Inputs section.
[2] The bandwidth is set with the configuration register
[3] LSB means least significant bit. With the 5 V input range, one LSB = 305 µV.
[4] See the Terminology section. These specifications include full temperature range variation but not the error contribution from the external reference.
[5] With VDD = 5 V, unless otherwise noted.
[6] All specifications expressed in decibels are referred to a full-scale input FSR and tested with an input signal at 0.5 dB below full scale, unless otherwise specified.
[7] This is the output from the internal band gap.
[8] The output voltage is internal and present on a dedicated multiplexer input.
[9] Unipolar mode: serial 14-bit straight binary.
Bipolar mode: serial 14-bit twos complement.
[10] Conversion results available immediately after completed conversion.
[11] With all digital inputs forced to VIO or GND as required.
[12] During acquisition phase.
[13] Contact an Analog Devices, Inc., sales representative for the extended temperature range.

TIMING SPECIFICATIONS

VDD = 4.5 V to 5.5 V, VIO = 2.3 V to VDD, all specifications T_{MIN} to T_{MAX}, unless otherwise noted.

Table 3. [1]

Parameter	Symbol	Min	Typ	Max	Unit
Conversion Time: CNV Rising Edge to Data Available	t_{CONV}			2.2	µs
Acquisition Time	t_{ACQ}	1.8			µs
Time Between Conversions	t_{CYC}	4			µs
CNV Pulse Width	t_{CNVH}	10			ns
Data Write/Read During Conversion	t_{DATA}			1.0	µs
SCK Period	t_{SCK}	15			ns
SCK Low Time	t_{SCKL}	7			ns
SCK High Time	t_{SCKH}	7			ns
SCK Falling Edge to Data Remains Valid	t_{HSDO}	4			ns
SCK Falling Edge to Data Valid Delay	t_{DSDO}				
VIO Above 4.5 V				16	ns
VIO Above 3 V				17	ns
VIO Above 2.7 V				18	ns
VIO Above 2.3 V				19	ns
CNV Low to SDO D15 MSB Valid	t_{EN}				
VIO Above 4.5 V				15	ns
VIO Above 3 V				17	ns
VIO Above 2.7 V				18	ns
VIO Above 2.3 V				22	ns
CNV High or Last SCK Falling Edge to SDO High Impedance	t_{DIS}			25	ns
CNV Low to SCK Rising Edge	t_{CLSCK}	10			ns
DIN Valid Setup Time from SCK Falling Edge	t_{SDIN}	4			ns
DIN Valid Hold Time from SCK Falling Edge	t_{HDIN}	4			ns

[1] See Figure 2 and Figure 3 for load conditions.

VDD = 2.3 V to 4.5 V, VIO = 2.3 V to VDD, all specifications T_{MIN} to T_{MAX}, unless otherwise noted.

Table 4. [1]

Parameter	Symbol	Min	Typ	Max	Unit
Conversion Time: CNV Rising Edge to Data Available	t_{CONV}			3.2	µs
Acquisition Time	t_{ACQ}	1.8			µs
Time Between Conversions	t_{CYC}	5			µs
CNV Pulse Width	t_{CNVH}	10			ns
Data Write/Read During Conversion	t_{DATA}			1.0	µs
SCK Period	t_{SCK}	25			ns
SCK Low Time	t_{SCKL}	12			ns
SCK High Time	t_{SCKH}	12			ns
SCK Falling Edge to Data Remains Valid	t_{HSDO}	5			ns
SCK Falling Edge to Data Valid Delay	t_{DSDO}				
VIO Above 3 V				24	ns
VIO Above 2.7 V				30	ns
VIO Above 2.3 V				37	ns
CNV Low to SDO D15 MSB Valid	t_{EN}				
VIO Above 3 V				21	ns
VIO Above 2.7 V				27	ns
VIO Above 2.3 V				35	ns
CNV High or Last SCK Falling Edge to SDO High Impedance	t_{DIS}			50	ns
CNV Low to SCK Rising Edge	t_{CLSCK}	10			ns
SDI Valid Setup Time from SCK Falling Edge	t_{SDIN}	5			ns
SDI Valid Hold Time from SCK Falling Edge	t_{HDIN}	5			ns

[1] See Figure 2 and Figure 3 for load conditions.



Figure 2. Load Circuit for Digital Interface Timing



Figure 3. Voltage Levels for Timing

ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter	Rating
Analog Inputs	
INx,[1] COM[1]	GND − 0.3 V to VDD + 0.3 V or VDD ± 130 mA
REF, REFIN	GND − 0.3 V to VDD + 0.3 V
Supply Voltages	
VDD, VIO to GND	−0.3 V to +7 V
VDD to VIO	±7 V
DIN, CNV, SCK to GND[2]	−0.3 V to VIO + 0.3 V
SDO to GND	−0.3 V to VIO + 0.3 V
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
θ_{JA} Thermal Impedance (LFCSP)	47.6°C/W
θ_{JC} Thermal Impedance (LFCSP)	4.4°C/W

[1] See the Analog Inputs section.
[2] CNV must be low during power up. See the Power Supply section.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 4. 20-Lead LFCSP Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Type[1]	Description
1, 20	VDD	P	Power Supply. Nominally 2.5 V to 5.5 V when using an external reference and decoupled with 10 µF and 100 nF capacitors. When using the internal reference for 2.5 V output, the minimum should be 3.0 V. When using the internal reference for 4.096 V output, the minimum should be 4.5 V.
2	REF	AI/O	Reference Input/Output. See the Voltage Reference Output/Input section. When the internal reference is enabled, this pin produces a selectable system reference = 2.5 V or 4.096 V. When the internal reference is disabled and the buffer is enabled, REF produces a buffered version of the voltage present on the REFIN pin (4.096 V maximum) useful when using low cost, low power references. For improved drift performance, connect a precision reference to REF (0.5 V to VDD). For any reference method, this pin needs decoupling with an external 10 µF capacitor connected as close to REF as possible. See the Reference Decoupling section.
3	REFIN	AI/O	Internal Reference Output/Reference Buffer Input. See the Voltage Reference Output/Input section. When using the internal reference, the internal unbuffered reference voltage is present and needs decoupling with a 0.1µF capacitor. When using the internal reference buffer, apply a source between 0.5 V and 4.096 V that is buffered to the REF pin as described above.
4, 5	GND	P	Power Supply Ground.
6 to 9	IN4 to IN7	AI	Channel 4 through Channel 7 Analog Inputs.
10	COM	AI	Common Channel Input. All channels [7:0] can be referenced to a common mode point of 0 V or $V_{REF}/2$ V.
11	CNV	DI	Convert Input. On the rising edge, CNV initiates the conversion. During conversion, if CNV is held high, the busy indictor is enabled.
12	DIN	DI	Data Input. This input is used for writing to the 14-bit configuration register. The configuration register can be written to during and after conversion.
13	SCK	DI	Serial Data Clock Input. This input is used to clock out the data on ADO and clock in data on DIN in an MSB first fashion.
14	SDO	DO	Serial Data Output. The conversion result is output on this pin synchronized to SCK. In unipolar modes, conversion results are straight binary; in bipolar modes, conversion results are twos complement.
15	VIO	P	Input/Output Interface Digital Power. Nominally at the same supply as the host interface (1.8 V, 2.5 V, 3 V, or 5 V).
16 to 19	IN0 to IN3	AI	Channel 0 through Channel 3 Analog Inputs.

[1]AI = analog input, AI/O = analog input/output, DI = digital input, DO = digital output, and P = power.

TYPICAL PERFORMANCE CHARACTERISTICS

VDD = 2.5 V to 5.5 V, VREF = 2.5 V to 5 V, VIO = 2.3 V to VDD



Figure 5. Integral Nonlinearity vs. Code, VREF = VDD = 5 V



Figure 6. Histogram of a DC Input at Code Center



Figure 7. 20 kHz FFT, VREF = VDD = 5 V



Figure 8. Differential Nonlinearity vs. Code, VREF = VDD = 5 V



Figure 9. Histogram of a DC Input at Code Center



Figure 10. 20 kHz FFT, VREF = VDD = 2.5 V



Figure 11. SNR vs. Frequency



Figure 14. SINAD vs. Frequency



Figure 12. SNR, SINAD, and ENOB vs. Reference Voltage



Figure 15. SFDR and THD vs. Reference Voltage



Figure 13. SNR vs. Temperature



Figure 16. THD vs. Temperature



Figure 17. THD vs. Frequency



Figure 20. Operating Currents vs. Supply



Figure 18. SNR vs. Input Level



Figure 21. Operating Currents vs. Temperature



Figure 19. Offset and Gain Errors vs. Temperature



Figure 22. t_{DSDO} Delay vs. SDO Capacitance Load and Supply

TERMINOLOGY

Least Significant Bit (LSB)
The LSB is the smallest increment that can be represented by a converter. For an analog-to-digital converter with N bits of resolution, the LSB expressed in volts is

$$LSB\ (\mathrm{V}) = \frac{V_{REF}}{2^N}$$

Integral Nonlinearity Error (INL)
INL refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs ½ LSB before the first code transition. Positive full scale is defined as a level 1½ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line (see Figure 24).

Differential Nonlinearity Error (DNL)
In an ideal ADC, code transitions are 1 LSB apart. DNL is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

Offset Error

The first transition should occur at a level ½ LSB above analog ground. The unipolar offset error is the deviation of the actual transition from that point.

Gain Error

The last transition (from 111 … 10 to 111 … 11) should occur for an analog voltage 1½ LSB below the nominal full scale. The gain error is the deviation in LSB (or percentage of full-scale range) of the actual level of the last transition from the ideal level after the offset error is adjusted out. Closely related is the full-scale error (also in LSB or percentage of full-scale range), which includes the effects of the offset error.

Aperture Delay
Aperture delay is the measure of the acquisition performance. It is the time between the rising edge of the CNV input and the point at which the input signal is held for a conversion.

Transient Response
Transient response is the time required for the ADC to accurately acquire its input after a full-scale step function is applied.

Dynamic Range
Dynamic range is the ratio of the rms value of the full scale to the total rms noise measured with the inputs shorted together. The value for dynamic range is expressed in decibels.

Signal-to-Noise Ratio (SNR)
SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

Signal-to-(Noise + Distortion) Ratio (SINAD)
SINAD is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

Total Harmonic Distortion (THD)
THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels.

Spurious-Free Dynamic Range (SFDR)
SFDR is the difference, in decibels, between the rms amplitude of the input signal and the peak spurious signal.

Effective Number of Bits (ENOB)
ENOB is a measurement of the resolution with a sine wave input. It is related to SINAD by the formula

$$ENOB = (SINAD_{\mathrm{dB}} - 1.76)/6.02$$

and is expressed in bits.

Channel-to-Channel Crosstalk
Channel-to-channel crosstalk is a measure of the level of crosstalk between any two adjacent channels. It is measured by applying a dc to the channel under test and applying a full-scale, 100 kHz sine wave signal to the adjacent channel(s). The crosstalk is the amount of signal that leaks into the test channel and is expressed in decibels.

Reference Voltage Temperature Coefficient
Reference voltage temperature coefficient is derived from the typical shift of output voltage at 25°C on a sample of parts at the maximum and minimum reference output voltage (V_{REF}) measured at T_{MIN}, T (25°C), and T_{MAX}. It is expressed in ppm/°C as

$$TCV_{REF}(\mathrm{ppm/°C}) = \frac{V_{REF}(Max) - V_{REF}(Min)}{V_{REF}(25°\mathrm{C}) \times (T_{MAX} - T_{MIN})} \times 10^6$$

where:
$V_{REF}(Max)$ = maximum V_{REF} at T_{MIN}, T (25°C), or T_{MAX}.
$V_{REF}(Min)$ = minimum V_{REF} at T_{MIN}, T (25°C), or T_{MAX}.
$V_{REF}(25°C)$ = V_{REF} at 25°C.
T_{MAX} = +85°C.
T_{MIN} = −40°C.

THEORY OF OPERATION



Figure 23. ADC Simplified Schematic

OVERVIEW

The AD7949 is an 8-channel, 14-bit, charge redistribution successive approximation register (SAR) analog-to-digital converter (ADC). The AD7949 is capable of converting 250,000 samples per second (250 kSPS) and powers down between conversions. For example, when operating with an external reference at 1 kSPS, it consumes 15 μW typically, ideal for battery-powered applications.

The AD7949 contains all of the components for use in a multi-channel, low power, data acquisition system, including

- 14-bit SAR ADC with no missing codes
- 8-channel, low crosstalk multiplexer
- Internal low drift reference and buffer
- Temperature sensor
- Selectable one-pole filter
- Channel sequencer

These components are configured through an SPI-compatible, 14-bit register. Conversion results, also SPI compatible, can be read after or during conversions with the option for reading back the current configuration.

The AD7949 provides the user with an on-chip track-and-hold and does not exhibit pipeline delay or latency.

The AD7949 is specified from 2.3 V to 5.5 V and can be interfaced to any 1.8 V to 5 V digital logic family. It is housed in a 20-lead, 4 mm × 4 mm LFCSP that combines space savings and allows flexible configurations. It is pin-for-pin compatible with the 16-bit AD7682, AD7699, and AD7689.

CONVERTER OPERATION

The AD7949 is a successive approximation ADC based on a charge redistribution DAC. Figure 23 shows the simplified schematic of the ADC. The capacitive DAC consists of two identical arrays of 14 binary-weighted capacitors, which are connected to the two comparator inputs.

During the acquisition phase, terminals of the array tied to the comparator input are connected to GND via SW+ and SW−. All independent switches are connected to the analog inputs.

Thus, the capacitor arrays are used as sampling capacitors and acquire the analog signal on the INx+ and INx− (or COM) inputs. When the acquisition phase is complete and the CNV input goes high, a conversion phase is initiated. When the conversion phase begins, SW+ and SW− are opened first. The two capacitor arrays are then disconnected from the inputs and connected to the GND input. Therefore, the differential voltage between the INx+ and INx− (or COM) inputs captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between GND and CAP, the comparator input varies by binary-weighted voltage steps ($V_{REF}/2$, $V_{REF}/4$, ... $V_{REF}/16,384$). The control logic toggles these switches, starting with the MSB, to bring the comparator back into a balanced condition. After the completion of this process, the part returns to the acquisition phase, and the control logic generates the ADC output code and a busy signal indicator.

Because the AD7949 has an on-board conversion clock, the serial clock, SCK, is not required for the conversion process.

TRANSFER FUNCTIONS

With the inputs configured for unipolar range (single ended, COM with ground sense, or paired differentially with INx− as ground sense), the data output is straight binary.

With the inputs configured for bipolar range (COM = $V_{REF}/2$ or paired differentially with INx− = $V_{REF}/2$), the data outputs are twos complement.

The ideal transfer characteristic for the AD7949 is shown in Figure 24 and for both unipolar and bipolar ranges with the internal 4.096 V reference.



Figure 24. ADC Ideal Transfer Function

Table 7. Output Codes and Ideal Input Voltages

Description	Unipolar Analog Input[1] V_{REF} = 4.096 V	Digital Output Code (Straight Binary Hex)	Bipolar Analog Input[2] V_{REF} = 4.096 V	Digital Output Code (Twos Complement Hex)
FSR − 1 LSB	4.095750 V	0x3FFF	2.047750 V	0x1FFF
Midscale + 1 LSB	2.048250 V	0x2001	250 µV	0x0001
Midscale	2.048 V	0x2000	0	0x0000[4]
Midscale − 1 LSB	2.04775 V	0x1FFF	−250 µV	0x3FFF[3]
−FSR + 1 LSB	250 µV	0x0001	−2.047750 V	0x2001
−FSR	0 V	0x0000	−2.048 V	0x2000

[1] With COM or INx− = 0 V or all INx referenced to GND.
[2] With COM or INx− = V_{REF} /2.
[3] This is also the code for an overranged analog input ((INx+) − (INx−), or COM, above $V_{REF} - V_{GND}$).
[4] This is also the code for an underranged analog input ((INx+) − (INx−), or COM, below V_{GND}).

TYPICAL CONNECTION DIAGRAMS



NOTES:
1. INTERNAL REFERENCE SHOWN. SEE VOLTAGE REFERENCE OUTPUT/INPUT SECTION FOR REFERENCE SELECTION.
2. C_{REF} IS USUALLY A 10µF CERAMIC CAPACITOR (X5R).
3. SEE DRIVER AMPLIFIER CHOICE SECTION FOR ADDITIONAL RECOMMENDED AMPLIFIERS.
4. SEE THE DIGITAL INTERFACE SECTION FOR CONFIGURING AND READING CONVERSION DATA.

07351-028

Figure 25. Typical Application Diagram with Multiple Supplies



NOTES:
1. INTERNAL REFERENCE SHOWN. SEE VOLTAGE REFERENCE OUTPUT/INPUT SECTION FOR REFERENCE SELECTION.
2. C_{REF} IS USUALLY A 10µF CERAMIC CAPACITOR (X5R).
3. SEE DRIVER AMPLIFIER CHOICE SECTION FOR ADDITIONAL RECOMMENDED AMPLIFIERS.
4. SEE THE DIGITAL INTERFACE SECTION FOR CONFIGURING AND READING CONVERSION DATA.

07351-029

Figure 26. Typical Bipolar Application Diagram

Unipolar or Bipolar

Figure 25 shows an example of the recommended connection diagram for the AD7949 when multiple supplies are available.

Bipolar Single Supply

Figure 26 shows an example of a system with a bipolar input using single supplies with the internal reference (optional different VIO supply). This circuit is also useful when the amplifier/signal conditioning circuit is remotely located with some common mode present. Note that for any input configuration, the inputs INx are unipolar and always referenced to GND. R1, R2 and R1', and R2' add common mode to the amplifier, A1, and COM, respectively.

For this circuit, a rail-to-rail input/output amplifier can be used; however, the offset voltage vs. input common-mode range should be noted and taken into consideration (1 LSB = 76.3 μV with V_{REF} = 5 V). Note that the conversion results are in twos complement format when using the bipolar input configuration. Refer to the AN-581 Application Note for additional details about using single-supply amplifiers.

ANALOG INPUTS

Input Structure

Figure 27 shows an equivalent circuit of the input structure of the AD7949. The two diodes, D1 and D2, provide ESD protection for the analog inputs, IN[7:0] and COM. Care must be taken to ensure that the analog input signal does not exceed the supply rails by more than 0.3 V because this causes the diodes to become forward biased and to start conducting current.

These diodes can handle a forward-biased current of 130 mA maximum. For instance, these conditions may eventually occur when the input buffer supplies are different from VDD. In such a case, for example, an input buffer with a short circuit, the current limitation can be used to protect the part.



Figure 27. Equivalent Analog Input Circuit

This analog input structure allows the sampling of the true differential signal between INx+ and COM or INx+ and INx−. (COM or INx− = GND ± 0.1 V or V_{REF} ± 0.1 V). By using these differential inputs, signals common to both inputs are rejected, as shown in Figure 28.



Figure 28. Analog Input CMRR vs. Frequency

During the acquisition phase, the impedance of the analog inputs can be modeled as a parallel combination of the capacitor, C_{PIN}, and the network formed by the series connection of R_{IN} and C_{IN}. C_{PIN} is primarily the pin capacitance. R_{IN} is typically 3.5 kΩ and is a lumped component made up of serial resistors and the on resistance of the switches. C_{IN} is typically 27 pF and is mainly the ADC sampling capacitor.

Selectable Low Pass Filter

During the conversion phase, where the switches are opened, the input impedance is limited to C_{PIN}. While the AD7949 is acquiring, R_{IN} and C_{IN} make a one-pole, low-pass filter that reduces undesirable aliasing effects and limits the noise from the driving circuitry. The low pass filter can be programmed for the full bandwidth or ¼ of the bandwidth with CFG[6] as shown in Table 9. Note that the converters throughout must also be reduced by ¼ when using the filter. If the maximum throughput is used with the BW set to ¼, the converter acquisition time, t_{ACQ}, will be violated, resulting in increased THD.

Input Configurations

Figure 29 shows the different methods for configuring the analog inputs with the configuration register (CFG[12:10]). Refer to the Configuration Register, CFG, section for more details.



Figure 29. Multiplexed Analog Input Configuraitons

The analog inputs can be configured as

- Figure 29A, single ended referenced to system ground; CFG[12:10] = 111_2.
- Figure 29B, bipolar differential with a common reference point; COM = $V_{REF}/2$; CFG[12:10] = 010_2.
  Unipolar differential with COM connected to a ground sense; CFG[12:10] = 110_2.
- Figure 29C, bipolar differential pairs with INx– referenced to $V_{REF}/2$; CFG[12:10] = $00X_2$.
  Unipolar differential pairs with INx– referenced to a ground sense; CFG[12:10] = $10X_2$.
  In this configuration, the INx+ is identified by the channel in CFG[9:7]. Example: for IN0 = IN1+ and IN1 = IN1–, CFG[9:7] = 000_2; for IN1 = IN1+ and IN0 = IN1–, CFG[9:7] = 001_2.
- Figure 29D, inputs configured in any of the above combinations (showing that the AD7949 can be configured dynamically).

Sequencer

The AD7949 includes a channel sequencer useful for scanning channels in a IN0 to INx fashion. Channels are scanned as singles or pairs, with or without the temperature sensor, after the last channel is sequenced.

The sequencer starts with IN0 and finishes with INx set in CFG[9:7]. For paired channels, the channels are paired depending on the last channel set in CFG[9:7]. Note that the channel pairs are always paired IN (even) = INx+ and IN (odd) = INx– regardless of CFG[7].

To enable the sequencer, CFG[2:1] are written to for initializing the sequencer. After CFG[13:0] is updated, DIN must be held low while reading data out (at least for Bit 13), or the CFG will begin updating again.

While operating in a sequence, the CFG can be changed by writing 01_2 to CFG[2:1]. However, if changing CFG11 (paired or single channel) or CFG[9:7] (last channel in sequence), the sequence reinitializes and converts IN0 (or IN1) after CFG is updated.

Examples

Only the bits for input and sequencer are highlighted.

As a first example, scan all IN[7:0] referenced to COM = GND with temperature sensor.

13	12	11	10	9	8	7	6	5	4	3	2	1	0
CFG	INCC			INx			BW	REF			SEQ		RB
-	1	1	0	1	1	1	-	-	-	-	1	0	-

As a second example, scan three paired channels without temperature sensor and referenced to $V_{REF}/2$.

13	12	11	10	9	8	7	6	5	4	3	2	1	0
CFG	INCC			INx			BW	REF			SEQ		RB
-	0	0	X	1	0	X	-	-	-	-	1	1	-

Source Resistance

When the source impedance of the driving circuit is low, the AD7949 can be driven directly. Large source impedances significantly affect the ac performance, especially total harmonic distortion (THD). The dc performances are less sensitive to the input impedance. The maximum source impedance depends on the amount of THD that can be tolerated.

DRIVER AMPLIFIER CHOICE

Although the AD7949 is easy to drive, the driver amplifier must meet the following requirements:

- The noise generated by the driver amplifier must be kept as low as possible to preserve the SNR and transition noise performance of the AD7949. Note that the AD7949 has a noise much lower than most of the other 14-bit ADCs and, therefore, can be driven by a noisier amplifier to meet a given system noise specification. The noise from the amplifier is filtered by the AD7949 analog input circuit low-pass filter made by R_{IN} and C_{IN} or by an external filter, if one is used.
- For ac applications, the driver should have a THD performance commensurate with the AD7949. Figure 17 shows THD vs. frequency for the AD7949.

- For multichannel, multiplexed applications on each input or input pair, the driver amplifier and the AD7949 analog input circuit must settle a full-scale step onto the capacitor array at a 14-bit level (0.0015%). In the amplifier data sheet, settling at 0.1% to 0.01% is more commonly specified. This may differ significantly from the settling time at a 14-bit level and should be verified prior to driver selection.

Table 8. Recommended Driver Amplifiers

Amplifier	Typical Application
ADA4841-x	Very low noise, small, and low power
AD8655	5 V single supply, low noise
AD8021	Very low noise and high frequency
AD8022	Low noise and high frequency
OP184	Low power, low noise, and low frequency
AD8605, AD8615	5 V single supply, low power

VOLTAGE REFERENCE OUTPUT/INPUT

The AD7949 allows the choice of a very low temperature drift internal voltage reference, an external reference, or an external buffered reference.

The internal reference of the AD7949 provides excellent performance and can be used in almost all applications. There are six possible choices of voltage reference schemes briefly described in Table 9 with more details in each of the following sections.

Internal Reference/Temperature Sensor

The internal reference can be set for either 2.5 V or a 4.096 V output as detailed in Table 9. With the internal reference enabled, the band gap voltage is also present on the REFIN pin, which requires an external 0.1 µF capacitor. Because the current output of REFIN is limited, it can be used as a source if followed by a suitable buffer, such as the AD8605.

Enabling the reference also enables the internal temperature sensor, which measures the internal temperature of the AD7949 and is thus useful for performing a system calibration. Note that, when using the temperature sensor, the output is straight binary referenced from the AD7949 GND pin.

The internal reference is temperature-compensated to within 15 mV. The reference is trimmed to provide a typical drift of 3 ppm/°C.

External Reference and Internal Buffer

For improved drift performance, an external reference can be used with the internal buffer. The external reference is connected to REFIN, and the output is produced on the REF pin. An external reference can be used with the internal buffer with or without the temperature sensor enabled. Refer to Table 9 for the register details. With the buffer enabled, the gain is unity and is limited to an input/output of 4.096 V.

The internal reference buffer is useful in multiconverter applications because a buffer is typically required in these applications. In addition, a low power reference can be used because the internal buffer provides the necessary performance to drive the SAR architecture of the AD7949.

External Reference

In any of the six voltage reference schemes, an external reference can be connected directly on the REF pin because the output impedance of REF is >5 kΩ. To reduce power consumption, the reference and buffer can be powered down independently or together for the lowest power consumption. However, for applications requiring the use of the temperature sensor, the reference must be active. Refer to Table 9 for register details.

For improved drift performance, an external reference such as the ADR43x or ADR44x is recommended.

Reference Decoupling

Whether using an internal or external reference, the AD7949 voltage reference output/input, REF, has a dynamic input impedance and should therefore be driven by a low impedance source with efficient decoupling between the REF and GND pins. This decoupling depends on the choice of the voltage reference but usually consists of a low ESR capacitor connected to REF and GND with minimum parasitic inductance. A 10 µF (X5R, 1206 size) ceramic chip capacitor is appropriate when using the internal reference, the ADR43x /ADR44x external reference, or a low impedance buffer such as the AD8031 or the AD8605.

The placement of the reference decoupling capacitor is also important to the performance of the AD7949, as explained in the Layout section. The decoupling capacitor should be mounted on the same side as the ADC at the REF pin with a thick PCB trace. The GND should also connect to the reference decoupling capacitor with the shortest distance and to the analog ground plane with several vias.

If desired, smaller reference decoupling capacitor values down to 2.2 µF can be used with a minimal impact on performance, especially on DNL.

Regardless, there is no need for an additional lower value ceramic decoupling capacitor (for example, 100 nF) between the REF and GND pins.

For applications that use multiple AD7949s or other PulSAR devices, it is more effective to use the internal reference buffer to buffer the external reference voltage, thus reducing SAR conversion crosstalk.

The voltage reference temperature coefficient (TC) directly impacts full scale; therefore, in applications where full-scale accuracy matters, care must be taken with the TC. For instance, a ±61 ppm/°C TC of the reference changes full scale by ±1 LSB/°C.

POWER SUPPLY

The AD7949 uses three power supply pins: two core supplies (VDD) and a digital input/output interface supply (VIO). VIO allows direct interface with any logic between 1.8 V and VDD. To reduce the supplies needed, the VIO and VDD pins can be tied together. The AD7949 is independent of power supply sequencing between VIO and VDD. The only restriction is that CNV must be low during power up. Additionally, it is very insensitive to power supply variations over a wide frequency range, as shown in Figure 30.



Figure 30. PSRR vs. Frequency

The AD7949 powers down automatically at the end of each conversion phase; therefore, the operating currents and power scale linearly with the sampling rate. This makes the part ideal for low sampling rates (even of a few hertz) and low battery-powered applications.



Figure 31. Operating Currents vs. Sampling Rate

SUPPLYING THE ADC FROM THE REFERENCE

For simplified applications, the AD7949, with its low operating current, can be supplied directly using the reference circuit as shown in Figure 32. The reference line can be driven by

- The system power supply directly
- A reference voltage with enough current output capability, such as the ADR43x/ADR44x
- A reference buffer, such as the AD8605, which can also filter the system power supply, as shown in Figure 32



[1]OPTIONAL REFERENCE BUFFER AND FILTER.

Figure 32. Example of an Application Circuit

DIGITAL INTERFACE

The AD7949 uses a simple 4-wire interface and is compatible with SPI, MICROWIRE™, QSPI™, digital hosts, and DSPs, for example, Blackfin® ADSP-BF53x, SHARC®, ADSP-219x, and ADSP-218x.

The interface uses the CNV, DIN, SCK, and SDO signals and allows CNV, which initiates the conversion, to be independent of the readback timing. This is useful in low jitter sampling or simultaneous sampling applications.

A 14-bit register, CFG[13:0], is used to configure the ADC for the channel to be converted, the reference selection, and other components, which are detailed in the Configuration Register, CFG, section.

When CNV is low, reading/writing can occur during conversion, acquisition, and spanning conversion (acquisition plus conversion), as detailed in the following sections. The CFG word is updated on the first 14 SCK rising edges, and conversion results are read back on the first 13 (or 14 if busy mode is selected) SCK falling edges. If the CFG readback is enabled, an additional 14 SCK falling edges are required to read back the CFG word associated with the conversion results with the CFG MSB following the LSB of the conversion result.

A discontinuous SCK is recommended because the part is selected with CNV low and SCK activity begins to write a new configuration word and clock out data.

Note that in the following sections, the timing diagrams indicate digital activity (SCK, CNV, DIN, SDO) during the conversion. However, due to the possibility of performance degradation, digital activity should occur only prior to the safe data reading/writing time, t_{DATA}, because the AD7949 provides error correction circuitry that can correct for an incorrect bit during this time. From t_{DATA} to t_{CONV}, there is no error correction and conversion results may be corrupted. The user should configure the AD7949 and initiate the busy indicator (if desired) prior to t_{DATA}. It is also possible to corrupt the sample by having SCK or DIN transitions near the sampling instant. Therefore, it is recommended to keep the digital pins quiet for approximately 30 ns before and 10 ns after the rising edge of CNV, using a discontinuous SCK whenever possible to avoid any potential performance degradation.

Reading/Writing During Conversion, Fast Hosts

When reading/writing during conversion (n), conversion results are for the previous (n − 1) conversion, and writing the CFG is for the next (n + 1) acquisition and conversion.

After the CNV is brought high to initiate conversion, it must be brought low again to allow reading/writing during conversion. Reading/writing should only occur up to t_{DATA} and, because this time is limited, the host must use a fast SCK.

The SCK frequency required is calculated by

$$f_{SCK} \geq \frac{Number\_SCK\_Edges}{t_{DATA}}$$

The time between t_{DATA} and t_{CONV} is a safe time when digital activity should not occur, or sensitive bit decisions may be corrupt.

Reading/Writing During Acquisition, Any Speed Hosts

When reading/writing during acquisition (n), conversion results are for the previous (n − 1) conversion, and writing is for the (n + 1) acquisition.

For the maximum throughput, the only time restriction is that the reading/writing take place during the t_{ACQ} (min) time. For slow throughputs, the time restriction is dictated by throughput required by the user, and the host is free to run at any speed. Thus for slow hosts, data access must take place during the acquisition phase.

Reading/Writing Spanning Conversion, Any Speed Host

When reading/writing spanning conversion, the data access starts at the current acquisition (n) and spans into the conversion (n). Conversion results are for the previous (n − 1) conversion, and writing the CFG is for the next (n + 1) acquisition and conversion.

Similar to reading/writing during conversion, reading/writing should only occur up to t_{DATA}. For the maximum throughput, the only time restriction is that reading/writing take place during the t_{ACQ} (min) + t_{DATA} time.

For slow throughputs, the time restriction is dictated by the user's required throughput, and the host is free to run at any speed. Similar to the reading/writing during acquisition, for slow hosts, the data access must take place during the acquisition phase with additional time into the conversion.

Note that data access spanning conversion requires the CNV to be driven high to initiate a new conversion, and data access is not allowed when CNV is high. Thus, the host must perform two bursts of data access when using this method.

CONFIGURATION REGISTER, CFG

The AD7949 uses a 14-bit configuration register (CFG[13:0]) as detailed in Table 9 for configuring the inputs, channel to be converted, one-pole filter bandwidth, reference, and channel sequencer. The CFG is latched (MSB first) on DIN with 14 SCK rising edges. The CFG update is edge dependent, allowing for asynchronous or synchronous hosts.

The register can be written to during conversion, during acquisition, or spanning acquisition/conversion and is updated at the end of conversion, tCONV (max). There is always a one deep delay when writing CFG. Note that, at power up, the CFG is undefined, and two dummy conversions are required to update the register. To preload the CFG with a factory setting, hold DIN high for two conversions. Thus CFG[13:0] = 0x3FFF. This sets the AD7949 for

- IN[7:0] unipolar referenced to GND, sequenced in order
- Full bandwidth for one-pole filter
- Internal reference/temperature sensor disabled, buffer enabled
- No readback of CFG

Table 9 summarizes the configuration register bit details. See the Theory of Operation section for more details.

13	12	11	10	9	8	7	6	5	4	3	2	1	0
CFG	INCC	INCC	INCC	INx	INx	INx	BW	REF	REF	REF	SEQ	SEQ	RB

Table 9. Configuration Register Description

Bit(s)	Name	Description
<13>	CFG	Configuration update. 0 = Keep current configuration settings. 1 = Overwrite contents of register.
<12:10>	INCC	Input channel configuration. Selection of pseudobipolar, pseudodifferential, pairs, single-ended or temperature sensor. Refer to the Input Configurations section.

Bit 12	Bit 11	Bit 10	Function
0	0	X	Bipolar differential pairs; INx− referenced to $V_{REF}/2$ ±0.1 V.
0	1	0	Bipolar; INx referenced to COM = $V_{REF}/2$ ±0.1 V.
0	1	1	Temperature sensor.
1	0	X	Unipolar differential pairs; INx− referenced to GND ±0.1 mV.
1	1	0	Unipolar, IN0 to IN7 referenced to COM = GND ±0.1 V (GND sense).
1	1	1	Unipolar, IN0 to IN7 referenced to GND.

<9:7>	INx	Input channel selection in binary fashion.

Bit 9	Bit 8	Bit 7	Channel
0	0	0	IN0
0	0	1	IN1
…	…	…	
1	1	1	IN7

<6>	BW	Select bandwidth for low-pass filter. Refer to the Selectable Low Pass Filter section. 0 = ¼ of BW, uses an additional series resistor to further bandwidth limit the noise. Maximum throughout must be reduced to ¼ also. 1 = Full BW.
<5:3>	REF	Reference/buffer selection. Selection of internal, and external, external buffered, and enabling of the on-chip temperature sensor. Refer to the Voltage Reference Output/Input section.

Bit 5	Bit 4	Bit 3	Function
0	0	0	Internal reference, REF = 2.5 V output.
0	0	1	Internal reference, REF = 4.096 V output.
0	1	0	External reference, temperature enabled.
0	1	1	External reference, internal buffer, temperature enabled.
1	1	0	External reference, temperature disabled.
1	1	1	External reference, internal buffer, temperature disabled.

<2:1>	SEQ	Channel sequencer. Allows for scanning channels in an IN0 to INx fashion. Refer to the Sequencer section.

Bit 2	Bit 1	Function
0	0	Disable sequencer.
0	1	Update configuration during sequence.
1	0	Scan IN0 to INx (set in CFG[9:7]), then temperature.
1	1	Scan IN0 to INx (set in CFG[9:7]).

0	RB	Read back the CFG register. 0 = Read back current configuration at end of data. 1 = Do not read back contents of configuration.

READ/WRITE SPANNING CONVERSION WITHOUT A BUSY INDICATOR

This mode is used when the AD7949 is connected to any host using an SPI, serial port, or FPGA. The connection diagram is shown in Figure 33, and the corresponding timing is given in Figure 34. For SPI, the host should use CPHA = CPOL = 0. Reading/writing spanning conversion is shown, which covers all three modes detailed in the Digital Interface section.

A rising edge on CNV initiates a conversion, forces SDO to high impedance, and ignores data present on DIN. After a conversion is initiated, it continues until completion irrespective of the state of CNV. CNV must be returned high before the safe data transfer time, t_{DATA}, and then held high beyond the conversion time, t_{CONV}, to avoid generation of the busy signal indicator.

After the conversion is complete, the AD7949 enters the acquisition phase and powers down. When the host brings CNV low after t_{CONV} (max), the MSB is enabled on SDO. The host also must enable the MSB of CFG at this time (if necessary) to begin the CFG update. While CNV is low, both a CFG update and a data readback take place. The first 14 SCK rising edges are used to update the CFG, and the first 13 SCK falling edges clock out the conversion results starting with MSB − 1. The restriction for both configuring and reading is that they both occur before the t_{DATA} time of the next conversion elapses. All 14 bits of CFG[13:0] must be written or they are ignored. Also, if the 14-bit conversion result is not read back before t_{DATA} elapses, it is lost.

The SDO data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge allows a faster reading rate, provided it has an acceptable hold time. After the 14th (or 28th) SCK falling edge, or when CNV goes high (whichever occurs first), SDO returns to high impedance. If CFG readback is enabled, the CFG associated with the conversion result *(n − 1)* is read back MSB first following the LSB of the conversion result. A total of 30 SCK falling edges is required to return SDO to high impedance if this is enabled.



Figure 33. Connection Diagram for the AD7949 Without a Busy Indicator



Figure 34. Serial Interface Timing for the AD7949 Without a Busy Indicator

READ/WRITE SPANNING CONVERSION WITH A BUSY INDICATOR

This mode is used when the AD7949 is connected to any host using an SPI, serial port, or FPGA with an interrupt input. The connection diagram is shown in Figure 35, and the corresponding timing is given in Figure 36. For SPI, the host should use CPHA = CPOL = 1. Reading/writing spanning conversion is shown, which covers all three modes detailed in the Digital Interface section.

A rising edge on CNV initiates a conversion, forces SDO to high impedance, and ignores data present on DIN. After a conversion is initiated, it continues until completion irrespective of the state of CNV. CNV must be returned low before the safe data transfer time, t_{DATA}, and then held low beyond the conversion time, t_{CONV}, to generate the busy signal indicator. When the conversion is complete, SDO transitions from high impedance to low with a pull-up to VIO, which can be used to interrupt the host to begin data transfer.

After the conversion is complete, the AD7949 enters the acquisition phase and powers down. The host must enable the MSB of CFG at this time (if necessary) to begin the CFG update. While CNV is low, both a CFG update and a data readback take place. The first 14 SCK rising edges are used to update the CFG, and the first 14 SCK falling edges clock out the conversion results starting with the MSB. The restriction for both configuring and reading is that they both occur before the t_{DATA} time elapses for the next conversion. All 14 bits of CFG[13:0] must be written or they are ignored. Also, if the 14-bit conversion result is not read back before t_{DATA} elapses, it is lost.

The SDO data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge allows a faster reading rate, provided it has an acceptable hold time. After the optional 14th (or 28th) SCK falling edge or when CNV goes high (whichever occurs first), SDO returns to high impedance. If CFG readback is enabled, the CFG associated with the conversion result *(n – 1)* is read back MSB first following the LSB of the conversion result. A total of 29 SCK falling edges is required to return SDO to high impedance if this is enabled.



Figure 35. Connection Diagram for the AD7949 with a Busy Indicator



Figure 36. Serial Interface Timing for the AD7949 with a Busy Indicator

APPLICATION HINTS

LAYOUT

The printed circuit board that houses the AD7949 should be designed so that the analog and digital sections are separated and confined to certain areas of the board. The pinout of the AD7949, with all its analog signals on the left side and all its digital signals on the right side, eases this task.

Avoid running digital lines under the device because these couple noise onto the die unless a ground plane under the AD7949 is used as a shield. Fast switching signals, such as CNV or clocks, should not run near analog signal paths. Crossover of digital and analog signals should be avoided.

At least one ground plane should be used. It can be common or split between the digital and analog sections. In the latter case, the planes should be joined underneath the AD7949s.

The AD7949 voltage reference input REF has a dynamic input impedance and should be decoupled with minimal parasitic inductances. This is done by placing the reference decoupling ceramic capacitor close to, ideally right up against, the REF and GND pins and connecting them with wide, low impedance traces.

Finally, the power supplies VDD and VIO of the AD7949 should be decoupled with ceramic capacitors, typically 100 nF, placed close to the AD7949 and connected using short, wide traces to provide low impedance paths and reduce the effect of glitches on the power supply lines.

EVALUATING AD7949 PERFORMANCE

Other recommended layouts for the AD7949 are outlined in the documentation of the evaluation board for the AD7949 (EVAL-AD7949CBZ). The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from a PC via the evaluation controller board, EVAL-CONTROL BRD3.

OUTLINE DIMENSIONS



Figure 37. 20-Lead Lead Frame Chip Scale Package (LFCSP_VQ)
4 mm × 4 mm Body, Very Thin Quad
(CP-20-4)
Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Ordering Quantity
AD7949BCPZ[1]	–40°C to +85°C	20-Lead QFN (LFCSP_VQ)	CP-20-4	Tray, 490
AD7949BCPZRL7[1]	–40°C to +85°C	20-Lead QFN (LFCSP_VQ)	CP-20-4	Reel, 1,500
EVAL-AD7949CBZ[1]		Evaluation Board		
EVAL-CONTROL BRD3[2]		Controller Board		

[1] Z = RoHS Compliant Part.
[2] This controller board allows a PC to control and communicate with all Analog Devices evaluation boards whose model numbers end in CB.

NOTES

NOTES

D07351-0-5/08(A)