# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### DESCRIPTION

The M35043-XXXSP/FP is a TV screen display control IC. It uses a silicon gate CMOS process and is housed in a 20-pin shrink DIP package (M35043-XXXSP) or a 20-pin shrink SOP package (M35043-XXXFP).

For M35043-001SP/FP that is a standard ROM version of M35043-XXXSP/FP respectively, the character pattern is also mentioned.

#### FEATURES

- Display locations available
- Cycle : division of vertical synchronization signal into 64 or 32 Duty : 25%, 50%, or 75%

Data input ......By the 16-bit serial input function
 Coloring


Coloring	
Character color	Character unit
Background coloring	Character unit
Matrix-outline (shadow) coloring	
	Specified by register
Border coloring	8 colors (RGB output)
	Specified by register
Raster coloring	8 colors (RGB output)
	Specified by register
Blanking	Blanking off
	Character size blanking
	Border size blanking
	Matrix-outline blanking
	All blanking (all raster area)

#### Output ports

- 4 shared output ports (toggled between RGB output)
- 4 dedicated output ports
- Display RAM erase function
- Display input frequency range ...... Fosc = 30MHz-60MHz

#### APPLICATION

Monitor






#### **PIN DESCRIPTION**

Pin Number	Symbol	Pin name	Input/ Output	Function			
1	CPOUT	Phase difference	Output	Connect loop filter to this pin.			
				$2.4k\Omega \times 1 \begin{cases} 1 \text{ pin} \\ 4700 \text{ pF} \\ 0.1\mu\text{F} \times 2 \\ 777 \\$			
2	VIR	Frequency control	-	Connect to GND.			
3	ĀĊ	Auto-clear input	Input	When "L", this pin resets the internal IC circuit. Hysteresis input. Includes built-in pull-up resistor.			
4	ĊŚ	Chip select input	Input	This is the chip select pin, and when serial data transmission is being carried out, it goes to "L". Hysteresis input. Includes built-in pull-up resistor.			
5	SCK	Serial clock input	Input	When CS pin is "L", SIN serial data is taken in when SCK rises. Hysteresis input. Built-in pull-up resistor is included.			
6	SIN	Serial data input	Input	This is the pin for serial input of data and addresses for the display control register and the display data memory. Hysteresis input. Includes built-in pull-up resistor.			
7	ТСК	Test clock	Input	Input for test. Please connect to GND using circuit earthing pin.			
8	VDD1	Power pin		Please connect to +5V with the power pin.			
9	P6	Port P6 output	Output	This is the output port. Port data is set by PTD6.			
10	P7	Port P7 output	Output	This is the output port. Port data is set by PTD7.			
11	Vss	Earthing pin		Please connect to GND using circuit earthing pin.			
12	P0/BLNK0	Port P0 output	Output	This pin can be toggled between port pin output and BLNK0 signal output.			
13	P1/R	Port P1 output	Output	This pin can be toggled between port pin output and R signal output.			
14	P2	Port P2 output	Output	This is the output port. Port data is set by PTD2.			
15	P3/G	Port P3 output	Output	This pin can be toggled between port pin output and G signal output.			
16	P4	Port P4 output	Output	This is the output port. Port data is set by PTD4.			
17	P5/B	Port P5 output	Output	This pin can be toggled between port pin output and B signal output.			
18	HOR	Horizontal synchro- nization signal input	Input	This pin inputs the horizontal synchronization signal. Hysteresis input.			
19	VERT	Vertical synchroni- zation signal input	Input	This pin inputs the vertical synchronization signal. Hysteresis input.			
20	VDD2	Power pin	-	Please connect to +5V with the power pin.			







SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### MEMORY CONSTITUTION

#### SCREEN CONSTITUTION

Address 00016 to 11F16 are assigned to the display RAM, address 12016 to 12816 are assigned to the display control registers. The internal circuit is reset and all display control registers (address 12016 to 12816) are set to "0" and display RAM (address 00016 to 11F16) are set to "FF16" when the  $\overline{AC}$  pin level is "L". Memory constitution is shown in Figure 1.

The screen lines and rows are determined from each address of the display RAM. The screen constitution is shown in Figure 2.

	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
00016	0	BB	ВG	BR	BLINK	В	G	R	0	C6	C5	C4	C3	C2	C1	C0
			ackgrou coloring		Blink- ing	Cha	aracter c	olor			<u> </u>	Cha	aracter c	:ode	L	
11F16	0	BB	ВG	BR	BLINK	В	G	R	0	C6	C5	C4	C3	C2	C1	C0
12016	0	0	DIVS2	DIVS1	DIVS0	DIV10	DIV9	DIV8	DIV7	DIV6	DIV5	DIV4	DIV3	DIV2	DIV1	DIVO
12116	0	0	PTD7	PTD6	PTD5	PTD4	PTD3	PTD2	PTD1	PTD0	PTC5	PTC4	PTC3	PTC2	PTC1	PTC0
12216	0	0	SPACE2	SPACE1	SPACE0	TEST9	HP9	HP8	HP7	HP6	HP5	HP4	НРЗ	HP2	HP1	HPO
12316	0	0	TEST3	TEST2	TEST1	TESTO	VP9	VP8	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0
12416	0	0	TEST5	TEST4	DSP11	DSP10	DSP9	DSP8	DSP7	DSP6	DSP5	DSP4	DSP3	DSP2	DSP1	DSP0
12516	0	0	VSZ1H1	VSZ1H0	VSZ1L1	VSZ1L0	V1SZ1	V1SZ0	LIN9	LIN8	LIN7	LIN6	LIN5	LIN4	LIN3	LIN2
12616	0	0	VSZ2H1	VSZ2H0	VSZ2L1	VSZ2L0	V18SZ1	V18SZ0	LIN17	LIN16	LIN15	LIN14	LIN13	LIN12	LIN11	LIN10
12716	0	0	HSZ21	HSZ20	HSZ11	HSZ10	BETA14	TEST8	TEST7	TEST6	FB	FG	FR	RB	RG	RR
12816	0	0	BLINK2	BLINK1	BLINKO	DSPON	STOP	RAMERS	SYAD	BLK1	BLKO	POLH	POLV	VMASK	B/F	BCOL

Fig. 1 Memory constitution

Row Line	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
1	00016	00116	00216	00316	00416	00516	00616	00716	00816	00916	00A16	00B16	00C16	00D16	00E16	00F16	01016	01116	01216	01316	01416	01516	01616	01716
2	01816	01916	01A16	01B16	01C16	01D16	01E16	01F16	02016	02116	02216	02316	02416	02516	02616	02716	02816	02916	02A16	02B16	02C16	02D16	02E16	02F16
3	03016	03116	03216	03316	03416	03516	03616	03716	03816	03916	03A16	03B16	03C16	03D16	03E16	03F16	04016	04116	04216	04316	04416	04516	04616	04716
4	04816	04916	04A16	04816	04C16	04D16	04E16	04F16	05016	05116	05216	05316	05416	05516	05616	05716	05816	05916	05A16	05B16	05C16	05D16	05E16	05F16
5	06016	06116	06216	06316	06416	06516	06616	06716	06816	06916	06A16	06B16	06C16	06D16	06E16	06F16	07016	07116	07216	07315	07416	07516	07616	07716
6	07816	07916	07A16	07816	07C16	07D16	07E16	07F16	08016	08116	08216	08316	08416	08516	08616	08716	08816	08916	08A16	08816	08C16	08D16	08E16	08F16
7	09016	09116	09216	09316	09416	09516	09616	09716	09816	09916	09A16	09B16	09C16	09D16	09E16	09F16	0A016	0A116	0A216	0A316	0A416	0A516	0A616	0A716
8	0A816	0A916	0AA16	0AB16	0AC16	0AD16	0AE16	0AF16	0B016	0B116	0B216	0B316	0B416	0B516	08616	0B716	0B816	0B916	0BA16	0BB16	08C16	08D16	0BE16	0BF16
9	0C016	0C116	0C216	0C316	0C416	0C516	0C616	0C716	0C816	0C916	0CA16	0CB16	0CC16	0CD16	0CE16	0CF16	0D016	0D116	0D216	0D316	0D416	0D516	0D616	0D716
10	0D816	0D916	0DA16	0DB16	0DC16	0DD16	ODE16	0DF 16	0E016	0E116	0E216	0E316	0E416	0E516	0E616	0E716	0E816	0E916	0EA16	0EB16	0EC16	0ED16	0EE16	0EF16
11	0F016	OF 116	0F216	0F316	0F416	0F516	0F616	0F716	0F816	0F916	0FA16	0FB16	0FC16	0FD16	0FE16	OFF16	10016	10116	10216	10316	10416	10516	10616	10716
12	10816	10916	10A16	10B16	10C16	10D16	10E16	10F16	11016	11116	11216	11316	11416	11516	11616	11716	11816	11916	11A16	11B16	11C16	11D16	11E16	11F16

adecimal number ces show the display HAM address

Fig. 2 Screen constitution

DA	Register		Contents	Remarks
DA	riegister	Status	Function	hemans
0	DIVO	0	Set multiply value (frequency value) of horizontal synchronous fre- quency.	Display frequency is computed a shown below.
	-	1		$FOSC = fH \times N1$
1	DIV1	0		Fosc [MHz] : Display frequency
		1	10	fH [kHz] : Horizontal synchronou signal frequency to HO
2	DIV2	0	N1 = $\sum_{n=0}^{10} (DIVn \times 2^n)$	pin. N1 : Shown left
		1	N1: frequency value	Set display frequency Fosc to withi 30MHz to 60MHz range.
3	DIV3	0		When display frequency Fosc, set fre quency value N2 in association wit
		1		DIVS0 and DIVS1.
4	DIV4	0		
		1		
5	DIV5	0		
		1		
6	DIV6	Ø		
		1		
7	DIV7	0		
•		1		
8	DIV8	Ø		
		1		
9	DIV9	Ø		
		1		
A	DIV10	0		
~	DIVIO	1		· · · · · · · · · · · · · · · · · · ·
	DIVCO	0	Set frequency value N2	Set frequency value N2 in associatio
В	DIVS0	1	DIVS Frequency 1 0 value N2 0 0 Division into 2	With display frequency range.           Display frequency         Frequency value N2
0	Divici	0	0 1 Division into 3	55 ~ 60         Division into 2           40 ~ 55         Division into 3
С	DIVS1	1	1         0         Division into 4           1         1         Do not set	30 ~ 40 Division into 4
		0	It should be fixed to "0".	
D	DIVS2	1	Can not be used.	

## **REGISTERS DESCRIPTION** (1) Address 12016

Note: The mark O around the status value means the reset status by the "L" level is input to AC pin.



DA	Desister		Contents	Remarks
DA	Register	Status	Function	nemarks
	DTOO	0	P0 output (port P0). Port data is set by PTD0.	BLNK0 outputs blanking signal. Blanking status is determined by BLK0
0	PTC0	1	BLNK0 output. Polarity is set by PTD0.	BLK1, and DSP0 to DSP11 settings.
1	PTC1	0	P1 output (port P1). Port data is set by PTD1.	
I	PICI	1	R signal output. Polarity is set by PTD1.	
0	DTCO	0	P2 output (port P2). Port data is set by PTD2.	
2	PTC2	1	Do not set.	
0	DTOO	0	P3 output (port P3). Port data is set by PTD3.	
3	PTC3	1	G signal output. Polarity is set by PTD3.	
	DTO	0	P4 output (port P4). Port data is set by PTD4.	
4	PTC4	1	Do not set.	
r	DTOF	0	P5 output (port P5). Port data is set by PTD5.	
5	PTC5	1	B signal output. Polarity is set by PTD5.	
<u></u>	PTD0	0	"L" output (P0 output) or negative polarity output (BLNK0 output).	P0 pin data control.
6	PIDU	1	"H" output (P0 output) or positive polarity output (BLNK0 output).	
7	PTD1	0	"L" output (P1 output) or negative polarity output (R signal output).	P1 pin data control.
1	PIDI	1	"H" output (P1 output) or positive polarity output (R signal output).	
8	PTD2	0	"L" output (P2 output).	P2 pin exclusive port output state con- trol.
0	FIDZ	1	"H" output (P2 output).	
9	PTD3	0	"L" output (P3 output) or negative polarity output (G signal output).	P3 pin data control.
9	FIDS	1	"H" output (P3 output) or positive polarity output (G signal output).	
A	PTD4	0	"L" output (P2 output).	P4 pin exclusive port output state con trol.
A	P1D4	1	"H" output (P2 output).	
D	PTD5	O	"L" output (P5 output) or negative polarity output (B signal output).	P5 pin data control.
В	PIUS	1	"H" output (P5 output) or positive polarity output (B signal output).	
<u> </u>	DTOP	0	"L" output (P6 output).	P6 pin exclusive port output state con- trol.
С	PTD6	1	"H" output (P6 output).	1101 <b>.</b>
	DTD7	0	"L" output (P7 output).	P7 pin exclusive port output state con
D	PTD7	1	"H" output (P7 output).	trol.



DA	Register		Contents	Damaska
DA	Register	Status	Function	Remarks
	HP0	0	If HS is the horizontal display start location,	Horizontal display start location is
0	(LSB)	1	$HS = T \times (\sum_{\substack{n=0\\n \neq 0}}^{9} 2^n HPn + N).$	specified using the 10 bits from HPS to HP0.
	1154	0	T: The cycle of display frequency	Note: HP9 to 0 = (00000000002) and (00000101112) setting is forbidden
1	HP1	1	HSZ11 HSZ10 N HSZ21 HSZ20 N	
<u>^</u>	1100	0	0 0 6 0 1 7	
2	HP2	1		
_		0	1000 settings are possible.	
3	HP3	1		
		0		
4	HP4	1		
-	1105	0		
5	HP5	1		
6	LIDO	0		
6	HP6	1		
7	HP7	0		
<i>'</i>		1		
8	HP8	0		
0	пго	1		
9	HP9	0		
5	(MSB)	1		
A	TEST9	0	It should be fixed to "0".	
	12013	1	Can not be used.	
в	SPACE0	0	SPACE     Number of Lines and Space       2     1     0     (S represents space)	Leave one line worth of space in the ver tical direction.
U		1	2         1         0         () represents space/           0         0         0         12           0         0         1         1 (S) 10 (S) 1	For example, 6 S 6 indicates two sets of 6 lines with a line of spaces between
с	SPACE1	0	0         0         1         1 (s) (t) (s) (t)           0         1         0         2 (s) 8 (s) (s)           0         1         1         3 (s) 6 (s) (s)	lines 6 and 7. A line is 18 × N horizontal scan lines.
<u> </u>		1	1 0 0 4 5 4 5 4	N is determined by the character size in the vertical direction as follows:
D	SPACES	0	1 1 0 656	$\times 1 $ N = 1 $\times 2 $ N = 2
D	SPACE2	1	1     1     6 (S) (S) 6       S represents one line worth of spaces.	$\times 3 N = 3 \times 4 N = 4$



DA	Register		Contents	
DA	negister	Status	Function	Tiemarks
0	VP0 (LSB)	© 1	If VS is the vertical display start location, $VS = H \times (\sum_{n=0}^{9} 2^n VP_n).$	The vertical start location is specified using the 10 bits from VP9 to VP0. VP9 to VP0 = (000000000002) setting is
1	VP1	© 1	H: Cycle with the horizontal synchronizing pulse 1023 settings are possible.	forbidden. Note 1: In case of B/F register is "0".
2	VP2	© 1		
3	VP3	© 1		
4	VP4	0	Character Character displaying area	
5	VP5	1 ©		
		1		
6	VP6	0		
7	VP7	1		
8	VP8	0		
		©		
9	VP9 (MSB)	1		
A	TESTO	0	It should be fixed to "0".	
	12310	1	Can not be used.	
в	TEST1	0	It should be fixed to "0".	
		1	Can not be used.	
С	TEST2	0	It should be fixed to "0".	
		1	Can not be used. It should be fixed to "0".	
D	TEST3	1	Can not be used.	



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DA	Pagistor		Contents	Remarks
	Register	Status	Function	nemarka
0	0.000	0	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line 1.
0	DSP0	1	Blanking is in the display mode specified by except BLK0 and BLK1.	
4	0001	0	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line 2.
1	DSP1	1	Blanking is in the display mode specified by except BLK0 and BLK1.	
<u>^</u>	DODO	0	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line 3.
2	DSP2	1	Blanking is in the display mode specified by except BLK0 and BLK1.	
0	0.000	٥	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line 4.
3	DSP3	1	Blanking is in the display mode specified by except BLK0 and BLK1.	
	DSP4	O	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line 5.
4		1	Blanking is in the display mode specified by except BLK0 and BLK1.	
5	DSP5	0	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line 6.
5	DSP5	1	Blanking is in the display mode specified by except BLK0 and BLK1.	· · · · · ·
â	DSP6	0	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line 7.
6		1	Blanking is in the display mode specified by except BLK0 and BLK1.	
7	DSP7	0	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line 8.
7	0597	1	Blanking is in the display mode specified by except BLK0 and BLK1.	
0	DSP8	0	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line 9.
8	DSP8	1	Blanking is in the display mode specified by except BLK0 and BLK1.	
9	DSP9	0	Blanking is in the display mode specified by BLK0 and BLK1. (Note)	Sets the display mode of line 10.
9	DOF9	1	Blanking is in the display mode specified by except $BLK0$ and $BLK1.$	
A	DSP10	0	Blanking is in the display mode specified by BLK0 and BLK1.	Sets the display mode of line 11.
A	DOFIU	1	Blanking is in the display mode specified by except BLK0 and BLK1.	
в	Depti	0	Blanking is in the display mode specified by BLK0 and BLK1.	Sets the display mode of line 12.
В	DSP11	1	Blanking is in the display mode specified by except BLK0 and BLK1.	
~	TEOTA	0	It should be fixed to "0".	
С	TEST4	1	Can not be used.	
	TEOT	0	It should be fixed to "0".	
D	TEST5	1	Can not be used.	

Note: Refer to DISPLAY FORM1.



### M35043-XXXSP/FP

			Contents		
DA	Register	Status	Function	Remarks	
0		0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 2nd line.	
0	LIN2	1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1.		
1	LIN3	0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 3rd line.	
	LING	1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1.		
2	LIN4	0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 4th line.	
		1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1.		
3	LIN5	0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 5th line.	
-		1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1.		
4	LIN6	0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 6th line.	
		1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1.		
5	LIN7	0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 7th line.	
		1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1. The first line is set by VSZ1L0 and VSZ1L1.		
6	LIN8	0	The second to 12th lines are set by VS21LU and VS21L1. The second to 12th lines are set by VS22L0 and VS22L1. The first line is set by VS21H0 and VS21H1.	Character size setting in the vertical direction for the 8th line.	
		1	The second to 12th lines are set by VSZ1H0 and VSZ1H1. The first line is set by VSZ1L0 and VSZ1L1.		
7	LIN9	0	The second to 12th lines are set by VSZ1L0 and VSZ1L1. The first line is set by VSZ1H0 and VSZ1H1.	Character size setting in the vertical direction for the 9th line.	
		1	The second to 12th lines are set by VSZ2H0 and VSZ2H1.		
8	V1SZ0	0	H: Cycle with the horizontal synchronizing pulse V1SZ1 V1SZ0 Vertical direction size	Character size setting in the vertical direction for the 1st line.	
		1	0 0 1H/dot 0 1 2H/dot	(display monitor 1 ~ 12 line)	
9	V1SZ1	© 1	1 0 3H/dot 1 1 4H/dot		
		0	H: Cycle with the horizontal synchronizing pulse	Character size setting in the vertical	
A	VSZ1L0	1	VSZ1L1 VSZ1L0 Vertical direction size	direction (display monitor 1 line) at " state in register LIN2 ~ LIN17.	
		0	0 0 1H/dot 0 1 2H/dot		
В	VSZ1L1	1	1         0         3H/dot           1         1         4H/dot		
		0	H: Cycle with the horizontal synchronizing pulse	Character size setting in the vertical	
С	VSZ1H0	1	VSZ1H1 VSZ1H0 Vertical direction size 0 0 1H/dot	direction (display monitor 1 line) at " state in register LIN2 ~ LIN17.	
	107011	0	0 1 2H/dot 1 0 3H/dot		
D	VSZ1H1	1	1 1 4H/dot		



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### (7) Address 12616

DA	Pagiotor		Contents	Demerke
DA	Register	Status	Function	Remarks
0	LIN10	0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 10th line.
U	LINIO	1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1.	
1	LIN11	0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 11th line.
		1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1.	
2	LIN12	Ø	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 12th line.
_		1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1.	
3	LIN13	0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical direction for the 13th line.
		1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1.	· · · · · · · · · · · · · · · · · · ·
4	LIN14	0	The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1. The first line is set by VSZ1H0 and VSZ1H1.	Character size setting in the vertical direction for the 14th line.
		1	The second to 12th lines are set by VSZ2H0 and VSZ1H1. The first line is set by VSZ1L0 and VSZ1L1.	
5	LIN15	0	The second to 12th lines are set by VSZL0 and VSZL1. The first line is set by VSZL0 and VSZL1.	Character size setting in the vertical direction for the 15th line.
		1	The second to 12th lines are set by VSZH0 and VSZH1. The first line is set by VSZ1L0 and VSZ1L1.	
6	LIN16	©1	The second to 12th lines are set by VSZ2L0 and VSZ2L1. The first line is set by VSZ1H0 and VSZ1H1.	Character size setting in the vertical direction for the 16th line.
_		0	The second to 12th lines are set by VSZ2H0 and VSZ2H1. The first line is set by VSZ1L0 and VSZ1L1. The second to 12th lines are set by VSZ2L0 and VSZ2L1.	Character size setting in the vertical
7	LIN17	1	The first line is set by VSZ1H0 and VSZ1H1. The second to 12th lines are set by VSZ2H0 and VSZ2H1.	direction for the 17th line.
8	V18SZ0	0	H: Cycle with the horizontal synchronizing pulse	Character size setting in the vertical direction for the 18th line.
	V10320	1	V18SZ1         V18SZ0         Vertical direction size           0         0         1H/dot	(display monitor 1 ~ 12 line)
9	V18SZ1	0	0 1 2H/dot 1 0 3H/dot	
		1	1 1 4H/dot	
A	VSZ2L0	0	H: Cycle with the horizontal synchronizing pulse	Character size setting in the vertical direction (display monitor for 2 ~ 12 lin
		1	VSZ2L1         VSZ2L0         Vertical direction size           0         0         1H/dot           0         1         2H/dot	at "0" state in register LIN2 ~ LIN17.
в	VSZ2L1	0	0         1         21000           1         0         3H/dot           1         1         4H/dot	
		1 ©	H: Cycle with the horizontal synchronizing pulse	Character size setting in the vertical
С	VSZ2H0	1	VSZ2H1 VSZ2H0 Vertical direction size 0 0 1H/dot	direction (display monitor for 2 ~ 12 lir at "1" state in register LIN2 ~ LIN17.
		0	0 1 2H/dot 1 0 3H/dot	
D	VSZ2H1	1	1 1 4H/dot	



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DA	Register		Contents	Remarks
DA	riegister	Status	Function	Tionaity
		0	RB RG RR Color	Sets the color of all blankings.
0	RR	1	0 0 0 Black 0 0 1 Red	
			0 1 0 Green	
1	RG	0	0 1 1 Yellow 1 0 0 Blue	
•	, na	1	1 0 1 Magenta	
		0	1 1 0 Cyan . 1 1 1 White	
2	RB		1 1 1 White	
		1		
		0	BB BG BR Color	Sets the blanking color of the Border
3	FR		0 0 0 Black	size, or the shadow size.
		1	0 0 1 Red 0 1 0 Green	
		0	0 1 1 Yellow	
4	FG	1	1 0 0 Blue 1 0 1 Magenta	
			1 1 0 Cyan	
5	FB	O	1 1 1 White	
U		1		
		0	It should be fixed to "0".	
6	TEST6	1	Can not be used.	
		0	It should be fixed to "0".	
7	TEST7	1	Can not be used.	
	TEOTO	0	It should be fixed to "0".	
8	TEST8	1	Can not be used.	
	DETAIL	O	Matrix-outline display (12 × 18 dot)	Set this register to the character font set by display RAM BR, BG and BB.
9	BETA14	1	Matrix-outline display (14 × 18 dot)	set by display nam on, be and bb.
A	HSZ10	0	T: Display frequency cycle	Character size setting in the vertical direction for the first line.
<u> </u>	110210	1	HSZ11 HSZ10 Vertical direction size 0 0 1T/dot	
		0	0 1 2T/dot 1 0 3T/dot	
В	HSZ11	1	1         0         3T/dot           1         1         4T/dot	
		O	T: Display frequency cycle	Character size setting in the vertical
С	HSZ20	1	VSZ21 HSZ20 Vertical direction size	direction for the 2nd line to 12th line.
			0 0 1T/dot 0 1 2T/dot	
D	HSZ21	0	1 0 3T/dot	
		1	1 1 4T/dot	

(8) Address 12716



## M35043-XXXSP/FP

#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DA	Dogistor		Contents	Remarks			
DA	Register	Status	Function	nendres			
0	7001	0	Blanking of BLK0, BLK1	Sets all raster blanking			
0	BCOL	1	All raster blanking	-			
1	B/F	0	Synchronize with the leading edge of horizontal synchronization.	Synchronize with the front porch or			
1	D/F	1	Synchronize with the trailing edge of horizontal synchronization.	<ul> <li>back porch of the horizontal synchronazation signal.</li> </ul>			
2	VMASK	0	Do not mask by VERT input signal	This register has or do not have mas			
2	VIVIASA	1	Mask by VERT input signal	<ul> <li>at phase comparison operating.</li> </ul>			
3	POLV	0	VERT pin polarity is negative electrode	Set VERT pin polarity.			
	FOLV	1	VERT pin polarity is positive electrode	-			
4	POLH	0	HOR pin polarity is negative electrode	Set HOR pin polarity.			
	POLIT	1	HOR pin polarity is positive electrode				
5	BLKO	0	BLK Blanking mode	Set blanking mode. (Note 1)			
	BEIND	1	0 0 Matrix-outline size	An example of blanking mode at $BCOL = "0"$ , $DSPn = "0"$ ( $n = 0 \sim 11$ ) shown left.			
	BLK1	0	0         1         Character size           1         0         Border size	snown ieit.			
	DEN	1	1 1 Matrix-outline size				
7	SYAD	0	Border display of character	(Note 2)			
	01/10	1	Shadow display of character				
8	BAMERS	0	RAM not erased	There is no need to reset because			
	RAMERS -		RAM erased	there is no register for this bit.			
9	STOP	0	Oscillation of clock for display	R, G, B and BLNK0 output can be altered.			
	0.0.	1	Stop the oscillation of clock for display	aneieu.			
A	DSPON	0	Display OFF	Display can be altered.			
		1	Display ON				
в	BLINKO	0	BLINK Duty	Blinking duty ratio can be altered.			
_		1	0 0 Blinking OFF				
с	BLINK1	0	0 1 25% 1 0 50%				
-		1	1 1 75%				
D	BLINK2 -	Ø	Divided into 64 of vertical synchronous signal	Blinking frequency can be altered.			
-	ADDIT VILL	1	Divided into 32 of vertical synchronous signal				

Notes 1: Refer to DISPLAY FORM 1 2: Refer to DISPLAY FORM 3



### M35043-XXXSP/FP

#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **DISPLAY FORM1**

Table 1 shows display form of blanking.

#### Table 1. Display mode

DOOL	Standard	Iblanking	When the all of registers	When some of registe	ers DSPi are set to "1"	BLNK0 output
BCOL	BLK1	BLKO	DSPn (Note 2) are set to "0"	DSPn = 0	DSPn = 1	
0	0	0	Matrix-outline and border display. color set: FR, FG, FB or display RAM (Note 4)	Matrix-outline and border display. color set: FR, FG, FB or display RAM (Note 4)	Matrix-outline display color set: display RAM (Note 3)	DSPn = "0" line DSPn = "1" line Matrix-outline size
	0	1	Character	Character	Border display color set: display RAM (Note 3)	DSPn = "0" line $\rightarrow$ Character size DSPn = "1" line $\rightarrow$ Border size
	1	0	Border display color set: display RAM (Note 3)	Border display color set: display RAM (Note 3)	Matrix-outline display color set: display RAM (Note 3)	DSPn = "0" line→Border size DSPn = "1" line→Matrix-outline size
	1	1	Matrix-outline display color set: display RAM (Note 3)	Matrix-outline display color set: display RAM (Note 3)	Character	DSPn = "0" line→Matrix-outline size DSPn = "1" line→Character size
	0	0	Matrix-outline and border display. color set: FR, FG, FB or display RAM (Note 4)	Matrix-outline and border display. color set: FR, FG, FB or display RAM (Note 4)	Matrix-outline display color set: display RAM (Note 3)	
1 (Note 1)	0	1	Character	Character	Border display color set: display RAM (Note 3)	- All blanking size
	1 0 color set: display RAM		color set: display RAM	Border display color set: display RAM (Note 3)	Matrix-outline display color set: display RAM (Note 3)	או טומוואווע זוגפ
	1	1	Matrix-outline display color set: display RAM (Note 3)	Matrix-outline display color set: display RAM (Note 3)	Character	

Notes 1: Color setting of raster area is set by register RR, RG and RB.

2: DSPn (n = 0 ~ 11)

Set by BR, BG and BB of display RAM.
 Set border by register FR, FG and FB. Set matrix-outline by BR, BG and BB of display RAM.



#### M35043-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **Display form 2**

M35043-XXXSP has the following four display forms.

- (1) Character sizeBlanking same as the character size.
- (2) Border size
- : Blanking the background as a size from character.
- (3) Matrix-outline size
  - : Blanking the background 12 × 18 dot. When set register BETA14 to "1", setting of blanking the background 14 × 18 dot is possible.
- (4) All blanking size
  - : When set register BCOL to "1", all raster area is blanking.




Fig. 3 Display form



#### **Display form 3**

When border display mode, if set SYAD = "0" to "1", it change to shadow display mode. Border and shadow display are shown below.




Fig. 4 Border and shadow display

Set shadow display color by display RAM or register FR, FG and FB.



## M35043-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### DATA INPUT EXAMPLE

Data of display RAM and display control registers can be set by the serial input function. Example of data setting is shown in Figure 5.

			DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Addition	
					l				2	00 ms	ec ho	d							System set-up	
1	address	12016	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	Address set	
2	data	12016	0	0	0	DIVS1	DIVSO	DIV10	DIV9	DIV8	DIV7	DIV6	DIV5	DIV4	DIV3	DIV2	DIV1	DIV0	Setting frequency dividing value (Note	
3	data	12116	0	0	PTD7	PTD6	1	PTD4	1	PTD2	1	1	1	0	1	0	1	1	Output setting	
4	data	12216	0	0	0	0	0	0	HP9	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0	Horizontal display location setting	
5	data	12316	0	0	0	0	0	0	VP9	VP8	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0	Vertical display location setting	
6	data	12416	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Display form setting	
7	data	12516	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Character size setting	
8	data	12616	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Character size setting	
9	data	12716	0	0	0	0	0	0	0	·0	0	0	0	0	0	0	0	0	Color, character size setting	
10	data	12816	0	0	0	0	0	0	0	1	0	1	1	POLH	POLV	0	0	0	Display OFF, display form (Note 2)	
									20	00 ms	ec ho	d			l			$\square$		
11	data	00016	0	BB	BG	BR	BLINK	в	G	R	0	C6	C5	C4	СЗ	C2	C1	CO		
12 		Character background color							Character setting											
298	data	11F16	0	BB	BG	BR	BLINK	В	G	R	0	C6	C5	C4	C3	C2	C1	C0		
299	address	12816	0	0	0	0	0	0	0	1	0	0	1	0	1	0	0	0	Address setting	
300	data	12816	0	0	0	0	0	1	0	0	0	1	1	POLH	POLV	0	0	0	Display ON, display form (Note 2)	

Fig. 5 Example of data setting by the serial input function



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### SERIAL DATA INPUT TIMING

- (1) Serial data should be input with the LSB first.
- (2) The address consists of 16 bits.
- (3) The data consists of 16 bits.
- (4) The 16 bits in the SCK after the CS signal has fallen are the address, and for succeeding input data, the address is incremented every 16 bits.




Fig. 6 Serial input timing



## M35043-XXXSP/FP

#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### CHARACTER FONT

Images are composed on a  $12 \times 18$  dot matrix, and characters can be linked vertically and horizontally with other characters to allow the display the continuous symbols.




Fig. 7 Example for displaying a continuous pattern after combining characters in the horizontal or vertical direction

Character code  $FF_{16}$  is fixed as a blank without background. Therefore, you cannot register a character font in this code.



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### TIMING REQUIREMENTS (Ta = $-20^{\circ}$ C to + $85^{\circ}$ C, VDD = $5\pm0.25$ V, unless otherwise noted)

Symbol	Parameter		Limits		Unit	Remarks	
Oymbol	i alameter	Min.	Тур.	Max.		nemans	
tw(SCK)	SCK width	200	—	_	ns		
tsu( <del>CS</del> )	CS setup time	200		—	ns		
th( <del>CS</del> )	CS hold time	2	-	_	μs	Cas Figure 9	
tsu(SIN)	SIN setup time	200			ns	See Figure 8	
th(SIN)	SIN hold time	200	- 1	-	ns		
tword	1 word writing time	10	_		μS		





Fig. 8 Serial input timing requirements



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS



#### EXAMPLE OF THE M35043-XXXSP/FP PERIPHERAL CIRCUIT

Fig. 9 Example of the M35043-XXXSP peripheral circuit (M35043-XXXFP peripheral circuit is same as that of M35043-XXXSP)


#### Note for waveform timing of the horizontal signals to the HOR pin.

Set horizontal synchronous signal edge\* waveform timing to under

5ns and input to HOR pin.

Set only the side which set by B/F register waveform timing under 5ns and input to HOR pin.

\*: Set front porch edge or back porch edge by B/F register.





## M35043-XXXSP/FP

#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
VDD	Supply voltage	With respect to Vss.	0.3 to +6.0	V
VI	Input voltage		VSS -0.3 ≤ VI ≤ VDD +0.3	V
Vo	Output voltage		Vss≦Vo≦Vdd	V
Pd	Power dissipation	Ta = 25°C	300	mW
Topr	Operating temperature		-20 to +85	°C
Tstg	Storage temperature		-40 to +125	°C

#### RECOMMENDED OPERATING CONDITIONS (VDD = 5V, Ta = -20 to +85°C, unless otherwise noted)

Symbol	Parameter		Limits					
Symbol	i alameter	Min.	Тур.	Max.	Unit			
Vdd	Supply voltage	4.75	5.0	5.25	V			
ViH	"H" level input voltage SIN, SCK, CS, AC HOR, VERT	0.8VDD	VDD	VDD	V			
VIL	"L" level input voltage SIN, SCK, CS, AC HOR, VERT	0	0	0.2VDD	V			
Fosc	Oscillating frequency for display	30.0		60.0	MHz			

#### ELECTRICAL CHARACTERISTICS (VDD = 5V, Ta = 25°C, unless otherwise noted)

Symbol	Parame	tor	Test conditions		Limits			
Symbol	Falalle	lei	Test conditions	Min.	Typ.	Max.	Unit	
VDD	Supply voltage		Ta = -20 to +85°C	4.75	5.0	5.25	V	
IDD	Supply current		VDD = 5.25V		30	50	mA	
Mau	(1) 191 1	P0 ~ P7	VDD = 4.75V, IOH = 0.4mA		-	-	v	
Vон	"H" level output voltage	CPOUT	VDD = 4.75V, IOH = 0.05mA	3.5			V	
		P0 ~ P7	VDD = 4.75V, IOL = 0.4mA			0.4		
Vol	"L" level output voltage	CPOUT	VDD = 4.75V, IOL = 0.05mA					
Ri	Pull-up resistance SCK, AC	, CS, SIN	VDD = 5.0V	10	30	100	kΩ	



#### Note for Supplying Power

Timing of power supplying to AC pin

The internal circuit of M35043-XXXSP/FP is reset when the level of the auto clear input pin  $\overline{AC}$  is "L". This pin in hysteresis input with the pull-up resistor. The timing about power supplying of  $\overline{AC}$  pin is shown in Figure 10.

Timing of power supplying to VDD1 and VDD2. Supply power to VDD1 and VDD2 at the same time.




Fig. 10 Timing of power supplying to AC pin

After supplying the power (VDD and Vss) to M35043-XXXSP/FP and the supply voltage becomes more than  $0.8 \times VDD$ , it needs to keep VIL time; tw of the  $\overline{AC}$  pin for more than 1ms.

Start inputting from microcomputer after  $\overline{AC}$  pin supply voltage becomes more than 0.8 × Vob and keeping 200ms wait time.

#### **PRECAUTION FOR USE**

Notes on noise and latch-up

In order to avoid noise and latch-up, connect a bypass capacitor ( $\approx 0.1 \, \mu$ F) directly between the VDD1 pin and Vss pin, and the VDD2 pin and Vss pin using a heavy wire.

#### DATA REQUIRED FOR MASK ROM ORDERING

- Please send the following data for mask orders.
- (1) M35043-XXXSP/FP mask ROM order confirmation form
- (2) 20P4B mask specification form
- (3) ROM data (EPROM 3 sets)
- (4) Floppy disks containing the character font generating program + character data



## M35043-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### STANDARD ROM TYPE : M35043-001SP/FP

M35043-001SP/FP is a standard ROM type of M35043-XXXSP/FP. The character patterns are fixed to the contents of Figure 11 to 13.




Fig. 11 M35043-001SP/FP character patterns (1)



### M35043-XXXSP/FP





Fig. 12 M35043-001SP/FP character patterns (2)






Fig. 13 M35043-001SP/FP character patterns (3)

