## M306H3MC-XXXFP/FCFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

## 1. DESCRIPTION

The M306H3MC-XXXFP/FCFP is single-chip microcomputer using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core and is packaged in a 116-pin plastic molded QFP. This single-chip microcomputer operates using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, this is capable of executing instructions at high speed. This also features a built-in data acquisition circuit, making this correspondence to Teletext broadcasting service.

### 1.1 Features

- Memory capacity ................................ $<$ ROM $>128 \mathrm{~K}$ bytes

$\quad$ <RAM $>5 \mathrm{~K}$ bytes

### 1.2 Applications

DVD recorder, HDD recorder

## Table of contents

1. DESCRIPTION ..... 1
1.1 Features ..... 1
1.2 Applications ..... 1
1.3 Pin Configuration ..... 3
1.4 Performance Outline ..... 4
1.5 Block Diagram ..... 6
2. OPERATION OF FUNCTIONAL BLOCKS ..... 10
2.1 Memory ..... 10
2.2 Central Processing Unit (CPU) ..... 11
2.3 Reset ..... 13
2.4 Processor Mode ..... 23
2.5 Clock Generating Circuit ..... 39
2.6 Protection ..... 56
2.7 Interrupt ..... 57
2.8 Watchdog Timer ..... 75
2.9 DMAC ..... 77
2.10 Timer ..... 87
2.11 Serial I/O ..... 108
2.12 A-D Converter ..... 158
2.13 CRC Calculation Circuit ..... 175
2.14 Expansion Function ..... 177
2.15 Programmable I/O Ports ..... 237
3. ELECTRICAL CHARACTERISTICS ..... 249
4. FLASH MEMORY VERSION ..... 270
4.1 Flash Memory Performance ..... 270
4.2 Memory Map ..... 272
4.3 Software Commands ..... 284
5. PACKAGE OUTLINE ..... 299
6. USAGE NOTES ..... 300
7. DIFFELENCES BETWEEN M306H3MC-XXXFP/FCFP AND M306H2MC-XXXFP/FCFP ..... 317

### 1.3 Pin Configuration

Figures 1.3.1 shows the pin configuration (top view).


Figure 1.3.1 Pin configuration (top view)

### 1.4 Performance Outline

Table 1.4.1 is a performance outline.
Table 1.4.1 Performance outline

| Item |  | Performance |
| :---: | :---: | :---: |
| Number of basic instructions |  | 91 instructions |
| Shortest instruction execution time |  | $100 \mathrm{~ns} \mathrm{(f(BCLK)}=10 \mathrm{MHz}, \mathrm{VcC}=4.75 \mathrm{~V}$ to 5.25 V ) |
| Memory capacity | ROM | 128 K bytes |
|  | RAM | 5 K bytes |
| 1/O port | P0 to P10 (except P85) | 8 bits $\times 10,7$ bits $\times 1$ |
| Input port | P85 | 1 bit $\times 1$ (NMI pin level judgment) |
| Output | P11 | 1 bit $\times 1$ |
| Multifunction timer Output Input |  |  |
|  |  | 16 bits $\times 5$ channels (TAO, TA1, TA2, TA3, TA40) <br> 16 bits $\times 6$ channels (TB0, TB1, TB2, TB3, TB4, TB5) |
| Serial I/O |  | 3 channels (UART0, UART1, UART2) <br> UART, clock synchronous, $I^{2} \mathrm{C}$ bus ${ }^{1}$ (option ${ }^{3}$ ), or IE bus ${ }^{2}\left(\right.$ option $\left.^{3}\right)$ <br> 2 channels (SI/O3, SI/O4) <br> Clock synchronous |
| A-D converter |  | 8 bits $\times(8+2)$ channels |
| DMAC |  | 2 channels (trigger: 24 sources) |
| CRC calculation circuit |  | CRC-CCITT |
| Watchdog timer |  | 15 bits $\times 1$ (with prescaler) |
| Interrupt |  | 25 internal and 8 external sources, 4 software sources, 7 levels |
| Clock generation circuit |  | 2 circuits <br> - Main clock \}(These circuits contain a built-in feedback <br> - Sub-clock $\}$ resistor and external ceramic or crystal oscillator) ${ }^{4}$ |
| Power supply voltage |  | $\begin{aligned} & 4.75 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \text { (at } f(\mathrm{XIN})=10 \mathrm{MHz}) \\ & 2.60 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \text { (at } f(\mathrm{XCIN})=32 \mathrm{MHz} \text {, only low-power comsumption) } \end{aligned}$ |
| Flash memory | Program/erase voltage | $5.0 \mathrm{~V} \pm 0.25 \mathrm{~V}$ |
|  | Number of program/erase | 100 times |
| Operating ambient temperature |  | -20 to $70^{\circ} \mathrm{C}$ |
| Device configuration |  | CMOS high performance silicon gate |
| Package |  | 116-pin plastic mold QFP |
| Data acquisition | Slice RAM | 864 bytes ( $48 \times 18 \times 8$-bit) |
|  | Data acquisition circuit | Correspnts to PDC, VPS, EPG-J, XDS and WSS |

## Notes:

1. ${ }^{2} \mathrm{C}$ Bus is a registered trademark of Koninklijke Philips Electronics N.V.
2. IE Bus is a registered trademark of NEC Electronics Corporation.
3. If you desire this option, please so specify.
4. If you use Dara acquisition, use external crystal oscillator.

Figure 1.4.2 Product table

| Type No. | ROM capacity | RAM capacity | Package type | Remarks |
| :--- | :--- | :--- | :--- | :--- |
| M306H3MC-XXXFP | 128K bytes | 5 K bytes | $116 \mathrm{P} 6 \mathrm{~A}-\mathrm{A}$ | Mask ROM version |
|  |  |  |  |  |



Figure 1.4.1 Type No, Memory Size, and Package

### 1.5 Block Diagram

Figure 1.5.1 is a block diagram.


Figure 1.5.1 Block diagram

Table 1-5.1 Pin Description

| Pin name | Signal name | I/O type | Function |
| :---: | :---: | :---: | :---: |
| Vcc, Vss | Power supply input |  | Apply 4.75 V to 5.25 V to the Vcc pin. Apply 0 V to the V ss pin. |
| CNVss | CNVss | Input | This pin switches between processor modes. Connect this pin to Vss pin when after a reset you want to start operation in single-chip mode (memory expansion mode) or the Vcc pin when starting operation in microprocessor mode. |
| RESET | Reset input | Input | "L" on this input resets the microcomputer. |
| XIN <br> Xout | Clock input <br> Clock output | Input <br> Output | These pins are provided for the main clock generating circuit input/ output. Connect a ceramic resonator or crystal between the XIN and the Xout pins. To use an externally derived clock, input it to the XIN pin and leave the Xout pin open. |
| BYTE | External data bus width select input | Input | This pin selects the width of an external data bus. A 16 -bit width is selected when this input is "L"; an 8-bit width is selected when this input is "H". This input must be fixed to either "H" or "L". Connect this pin to the Vss when single-chip mode. |
| AVcc | Analog power supply input |  | This pin is a power supply input for the A-D converter. Connect this pin to Vcc. |
| AVss | Analog power supply input |  | This pin is a power supply input for the A-D converter. Connect this pin to Vss. |
| VREF | Reference voltage input | Input | This pin is a reference voltage input for the A-D converter. |
| P 00 to P 07 | I/O port P0 | Input/output | This is an 8 -bit CMOS I/O port. This port has an input/output select direction register, allowing each pin in that port to be directed for input or output individually. <br> If any port is set for input, selection can be made for it in a program whether or not to have a pull-up resistor in 4 bit units. This selection is unavailable in memory extension and microprocessor modes. This port can function as input pins for the A-D converter when so selected in a program. |
| Do to D7 |  | Input/output | When set as a separate bus, these pins input and output data (D0 to D7). |
| P10 to P17 | I/O port P1 | Input/output | This is an 8-bit I/O port equivalent to P0. Pins in this port also function as INT interrupt input pins as selected by software. |
| D8 to D15 |  | Input/output | When set as a separate bus, these pins input and output data (D8 to D15). |
| P20 to P27 | I/O port P2 | Input/output | This is an 8-bit I/O port equivalent to P0. This port can function as input pins for the A-D converter when so selected in a program. |
| A0 to A7 |  | Output | These pins output 8 low-order address bits (Ao to A7). |
| Ao/Do to A7/D7 |  | Input/output | If the external bus is set as an 8-bit wide multiplexed bus, these pins input and output data (Do to D7) and output 8 low-order address bits (Ao to A7) separated in time by multiplexing. |
| $\begin{aligned} & \mathrm{A} 0, \mathrm{~A} 1 / \mathrm{D} 0 \\ & \text { to } \mathrm{A} 7 / \mathrm{D} 6 \end{aligned}$ |  | Output Input/output | If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D0 to D6) and output address (A1 to A7) separated in time by multiplexing. They also output address (A0). |
| P30 to P37 | I/O port P3 | Input/output | This is an 8-bit I/O port equivalent to P0. |
| A8 to A 15 |  | Output | These pins output 8 middle-order address bits (A8 to A15). |
| A8/D7, A9 to A15 |  | Input/output Output | If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D7) and output address (A8) separated in time by multiplexing. They also output address (A9 to A15). |
| P40 to P47 | I/O port P4 | Input/output | This is an 8-bit I/O port equivalent to P0. |
| CS0 to CS3, A16 to A19 |  | Output <br> Output | These pins output CS0 to CS3 signals and A 16 to A 19 . $\overline{\mathrm{CS}} 0$ to $\overline{\mathrm{CS} 3}$ are chip select signals used to specify an access space. A16 to A19 are 4 high-order address bits. |

Table 1-5.2 Pin Description

| Pin name | Signal name | I/O type | Function |
| :---: | :---: | :---: | :---: |
| P50 to P57 | I/O port P5 | Input/output | This is an 8-bit I/O port equivalent to P 0 . In single-chip mode, P 57 in this port outputs a divide-by-8 or divide-by-32 clock of XIN or a clock of the same frequency as X CIN as selected by program. |
| WRL / WR, <br> WRH / BHE, <br> $\overline{\mathrm{RD}}$, <br> BCLK, <br> HLDA, <br> HOLD, <br> ALE, <br> RDY |  | Output <br> Output <br> Output <br> Output <br> Output <br> Input <br> Output <br> Input | Output WRL, WRH (WR and BHE), $\overline{\text { RD, BCLK, HLDA, and ALE }}$ signals. $\overline{W R L}$ and $\overline{W R H}$, and $\overline{B H E}$ and $\overline{W R}$ can be switched using program. <br> WRL, $\overline{\text { WRH, and }} \overline{\mathrm{RD}}$ selected <br> With a 16 -bit external data bus, data is written to even addresses when the $\overline{W R L}$ signal is " $L$ " and to the odd addresses when the $\overline{W R H}$ signal is " $L$ ". Data is read when $\overline{R D}$ is " $L$ ". <br> $\overline{W R}, \overline{B H E}$, and $\overline{R D}$ selected <br> Data is written when WR is " $L$ ". Data is read when $\overline{R D}$ is " $L$ ". Odd addresses are accessed when BHE is " L ". Use this mode when using an 8 -bit external data bus. <br> While the input level at the $\overline{\mathrm{HOLD}}$ pin is " L ", the microcomputer is placed in the hold state. While in the hold state, HLDA outputs a "L" level. ALE is used to latch the address. While the input level of the RDY pin is " L ", the microcomputer is in the wait state. |
| P60 to P67 | I/O port P6 | Input/output | This is an 8-bit I/O port equivalent to P0. Pins in this port also function as UART0 and UART1 I/O pins as selected by program. |
| P70 to P77 | I/O port P7 | Input/output | This is an 8-bit I/O port equivalent to P0 (P70 and P71 are N channel open-drain output). This port can function as input/output pins for timers A0 to A3 when so selected in a program. <br> Furthermore, P70 to P75, P71, and P72 to P75 can also function as input/output pins for UART2, an input pin for timer B5, and output pins for the three-phase motor control timer, respectively. |
| P80 to P84, P86, P87, P85 | I/O port P8 <br> I/O port P85 | Input/output Input/output Input/output Input | P 80 to $\mathrm{P} 84, \mathrm{P} 86$, and P 87 are $\mathrm{I} / \mathrm{O}$ ports with the same functions as P 0 . When so selected in a program, P80 to P81 and P82 to P84 can function as input/output pins for timer A4 or output pins for the three-phase motor control timer and INT interrupt input pins, respectively. P86 and P87, when so selected in a program, both can function as input/output pins for the subclock oscillator circuit. In that case, connect a crystal resonator between P86 (Xcout pin) and P87 (XCIN pin). <br> P85 is an input-only port shared with $\overline{\mathrm{NMI}}$. An NMI interrupt is generated when input on this pin changes state from high to low. The NMI function cannot be disabled in a program. A pull-up cannot be set for this pin. |
| P90 to P97 | I/O port P9 | Input/output | This is an 8-bit I/O port equivalent to P0. Pins in this port also function as SI/O3, 4 I/O pins, Timer B0 to B4 input pins, A-D converter extended input pins, A-D trigger input pins, or remote control input pins as selected by program. |
| P100 to P107 | I/O port P10 | Input/output | This is an 8-bit I/O port equivalent to P 0 . Pins in this port also function as A-D converter input pins as selected by program. Furthermore, P104 to P 107 also function as input pins for the key input interrupt function. |
| P11 | Output port P11 | Output | This is a 1-bit output-only port. Pins in this port also function as SLICEON output pins as selected by program. |

Table 1.5.3 Pin Description

| Pin name | Signal name | I/O type | Function |
| :---: | :---: | :---: | :---: |
| Vdd2, Vss2 | Power supply input |  | Analog power supply pin. Apply 4.75 V to 5.25 V to the VDD 2 pin. Apply 0 V to the Vss2 pin |
| Vdd3, Vss3 | Power supply input |  | Analog power supply pin. Apply 4.75 V to 5.25 V to the $\mathrm{V} D \mathrm{D} 3$ pin. Apply 0 V to the Vss3 pin |
| SVREF | Synchronous slice level input | Input | When slice the vertical synchronous signal, input slice power. |
| CVIN1 | Composite video signal input 1 | Input | This pin inputs the external composite video signal. Data slices this signal internally by setting. |
| SYNCIN | Composite video signal input 2 | Input | This pin inputs the external composite video signal. Synchronous devides this signal internally. |
| START | Oscillation selection input | Input | This pin selects the oscillation circuit. XIN-Xout circuit is selected when this pin is "H"; Xcin-Xcout circuit is selected when this pin is "L". |
| LP2 | Filter output 1 | Output | This is a filter output pin 1 (for fsc). |
| LP3 | Filter output 2 | Output | This is a filter output pin 2 (for VPS). |
| LP4 | Filter output 3 | Output | This is a filter output pin 3 (for PDC). |
| FSCIN | fsc input pin for synchronous signal generation | Input | Sub-carrier (fsc) input pin for synchronous signal generation. |
| M1 | Mode selection input (M1 input) | Input | In the flash memory version, connect this pin to the Vcc when use microprocessor mode or memory expansion mode. Connect it to the Vss when use standard serial I/O mode (single-chip mode). In the mask ROM version, connect this pin to the Vss or the Vcc. |
| TEST1 | Test input | Input | This is a test pin. Connect a condencer. |
| TEST2 | Test input | Input | This is a test pin. Connect this pin to the Vss. |

## 2. OPERATION OF FUNCTIONAL BLOCKS

### 2.1 Memory

Figure 2.1.1 is a memory map of M306H3MC-XXXFP/FCFP. The address space extends the 1 M bytes from address 0000016 to FFFFF16.
The internal ROM is allocated in a lower address direction beginning with address FFFFF16. An internal ROM of M306H3MC-XXXFP/FCFP is allocated to the addresses from E000016 to FFFFF16.
The fixed interrupt vector table is allocated to the addresses from FFFDC16 to FFFFF16. Therefore, store the start address of each interrupt routine here.
The internal RAM is allocated in an upper address direction beginning with address 0040016. An internal RAM of M306H3MC-XXXFP/FCFP is allocated to the addresses from 0040016 to 017FF16. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated.
The SRF is allocated to the addresses from 0000016 to 003FF16. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be used by users.
The special page vector table is allocated to the addresses from FFE0016 to FFFDB16. This vector is used by the JMPS or JSRS instruction. For details, refer to the "M16C/60 and M16C/20 Series Software Manual."
In memory expansion and microprocessor modes, some areas are reserved for future use and cannot be used by users.


Note 1: During memory expansion and microprocessor modes, can not be used.
Note 2: In memory expansion mode, can not be used.

Figure 2.1.1. Memory Map

### 2.2 Central Processing Unit (CPU)

Figure 2.2.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.


Figure 2.2.1. Central Processing Unit Register

## (1) Data Registers (R0, R1, R2 and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.
The R0 register can be separated between high ( ROH ) and low (ROL) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely, R2 and R0 can be combined for use as a 32bit data register (R2R0). R3R1 is the same as R2R0.

## (2) Address Registers (A0 and A1)

The register A 0 consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and logic/logic operations. A1 is the same as A0.
In some instructions, registers A1 and A0 can be combined for use as a 32 -bit address register (A1A0).

## (3) Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.
(4) Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

## (5) Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

## (6) User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits.
Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

## (7) Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

## (8) Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

## - Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

## - Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to " 0 ".

- Zero Flag (Z Flag)

This flag is set to " 1 " when an arithmetic operation resulted in 0 ; otherwise, it is " 0 ".

- Sign Flag (S Flag)

This flag is set to " 1 " when an arithmetic operation resulted in a negative value; otherwise, it is " 0 ".

- Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is " 0 " ; register bank 1 is selected when this flag is " 1 ".

- Overflow Flag (O Flag)

This flag is set to " 1 " when the operation resulted in an overflow; otherwise, it is " 0 ".

- Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.
Maskable interrupts are disabled when the I flag is " 0 ", and are enabled when the I flag is " 1 ". The I flag is cleared to " 0 " when the interrupt request is accepted.

## - Stack Pointer Select Flag (U Flag)

ISP is selected when the $U$ flag is " 0 "; USP is selected when the $U$ flag is " 1 ".
The U flag is cleared to " 0 " when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

- Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.
If a requested interrupt has priority greater than IPL, the interrupt is enabled.

## - Reserved Area

When write to this bit, write " 0 ". When read, its content is indeterminate.

### 2.3 Reset

There are three types of resets: a hardware reset, a software reset, and an watchdog timer reset.

### 2.3.1 Hardware Reset

A reset is applied using the RESET pin. When an "L" signal is applied to the RESET pin while the power supply voltage is within the recommended operating condition, the pins are initialized (see Table 2.3.1). The oscillation circuit is initialized and the main clock starts oscillating. When the input level at the RESET pin is released from " L " to " H ", the CPU and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. The internal RAM is not initialized. If the RESET pin is pulled " L " while writing to the internal RAM, the internal RAM becomes indeterminate.
Figure 2.3 .1 shows the example reset circuit. Figure 2.3 .2 shows the reset sequence. Table 2.3 .1 shows the statuses of the other pins while the RESET pin is " L ". Figure 2.3 .3 shows the CPU register status after reset. Refer to "SFR" for SFR status after reset.

1. When the power supply is stable
(1) Apply an "L" signal to the RESET pin.
(2) Supply a clock for 20 cycles or more to the XIN pin.
(3) Apply an "H" signal to the RESET pin.
2. Power on
(1) Apply an "L" signal to the RESET pin.
(2) Let the power supply voltage increase until it meets the recommended operating condition.
(3) Wait $\operatorname{td}(P-R)$ or more until the internal power supply stabilizes.
(4) Supply a clock for 20 cycles or more to the XIN pin.
(5) Apply an "H" signal to the RESET pin.


Figure 2.3.1. Example Reset Circuit

### 2.3.2 Software Reset

When the PM03 bit in the PM0 register is set to " 1 " (microcomputer reset), the microcomputer has its pins, CPU, and SFR initialized. Then the program is executed starting from the address indicated by the reset vector.
Select the main clock for the CPU clock source, and set the PM03 bit to " 1 " with main clock oscillation satisfactorily stable.
At software reset, some SFR's are not initialized. Refer to "SFR". Also, since the PM01 to PM00 bits in the PM0 register are not initialized, the processor mode remains unchanged.

### 2.3.3 Watchdog Timer Reset

Where the PM12 bit in the PM1 register is "1" (reset when watchdog timer underflows), the microcomputer initializes its pins, CPU and SFR if the watchdog timer underflows. Then the program is executed starting from the address indicated by the reset vector.
At watchdog timer reset, some SFR's are not initialized. Refer to "SFR". Also, since the PM01 to PM00 bits in the PM0 register are not initialized, the processor mode remains unchanged.


Figure 2.3.2. Reset Sequence

Table 2.3.1. Pin Status When RESET Pin Level is "L"

| Pin name | Status |  |  |
| :---: | :---: | :---: | :---: |
|  | CNVss = Vss | CNVss = Vcc (Note) |  |
|  |  | BYTE $=$ Vss | BYTE $=\mathrm{Vcc}$ |
| P0 | Input port | Data input | Data input |
| P1 | Input port | Data input | Input port |
| P2, P3, P40 to P43 | Input port | Address output (undefined) | Address output (undefined) |
| P44 | Input port | $\overline{\mathrm{CSO}}$ output ("H" is output) | $\overline{\mathrm{CSO}}$ output ("H" is output) |
| P45 to P47 | Input port | Input port (Pulled high) | Input port (Pulled high) |
| P50 | Input port | $\overline{\text { WR output ("H" is output) }}$ | $\overline{\text { WR output ("H" is output) }}$ |
| P51 | Input port | $\overline{\mathrm{BHE}}$ output (undefined) | $\overline{\mathrm{BHE}}$ output (undefined) |
| P52 | Input port | $\overline{\mathrm{RD}}$ output (" H " is output) | $\overline{\mathrm{RD}}$ output ("H" is output) |
| P53 | Input port | BCLK output | BCLK output |
| P54 | Input port | $\overline{\text { HLDA }}$ output (The output value depends on the input to the HOLD pin) | $\overline{\text { HLDA }}$ output (The output value depends on the input to the HOLD pin) |
| P55 | Input port | $\overline{\text { HOLD }}$ input | $\overline{\text { HOLD }}$ input |
| P56 | Input port | ALE output ("L" is output) | ALE output ("L" is output) |
| P57 | Input port | $\overline{\mathrm{RDY}}$ input | $\overline{\mathrm{RDY}}$ input |
| P6, P7, P80 to P84, P86, P87, P9, P10 | Input port | Input port | Input port |
| P11 | Output port | Output port | Output port |

Note : Connect the M1 pin to the Vcc in the flash memory version of microcomputer.
This is the state after internal power supply voltage is stabilized after a power supply voltage.
It is undefined until internal power supply voltage is stabilized.


Figure 2.3.3. CPU Register Status After Rreset

### 2.3.4 SFR

| Address | Register |  | Symbol | After reset |
| :---: | :---: | :---: | :---: | :---: |
| 000016 |  |  |  |  |
| 000116 |  |  |  |  |
| 000216 |  |  |  |  |
| 000316 |  |  |  |  |
| 000416 | Processor mode register 0 | (Note 2) | PM0 | 000000002 (the CNVss pin is " $L$ ") <br> 000000112 (the CNVss pin is "H" (Note 5)) |
| 000516 | Processor mode register 1 |  | PM1 | 000010002 |
| 000616 | System clock control register 0 |  | CM0 | 010010002 (the START pin is "H" (Note 4)) |
| 000716 | System clock control register 1 |  | CM1 | 001000002 |
| 000816 | Chip select control register |  | CSR | 000000012 |
| 000916 | Address match interrupt enable register |  | AIER | XXXXXX002 |
| 000A16 | Protect register |  | PRCR | XX0000002 |
| 000B16 |  |  |  |  |
| 000C16 |  |  |  |  |
| 000D16 |  |  |  |  |
| 000E16 | Watchdog timer start register |  | WDTS | XX16 |
| 000F16 | Watchdog timer control register |  | WDC | 00XXXXXX2(Note 3) |
| 001016 001116 001216 | Address match interrupt register 0 |  | RMAD0 | 0016 0016 <br> X016 |
| 001316 |  |  |  |  |
| 001416 <br> 001516 <br> 001616 | Address match interrupt register 1 |  | RMAD1 | 0016 <br> 0016 <br> X016 |
| 001716 |  |  |  |  |
| 001816 |  |  |  |  |
| 001916 |  |  |  |  |
| 001A16 |  |  |  |  |
| 001B16 | Chip select expansion control register |  | CSE | 0016 |
| 001C16 |  |  |  |  |
| $001 \mathrm{D}_{16}$ |  |  |  |  |
| 001E16 | Processor mode register 2 |  | PM2 | XXX000002 |
| $001 \mathrm{~F}_{16}$ Pr |  |  |  |  |
| $\begin{aligned} & 002016 \\ & 002116 \\ & 002216 \end{aligned}$ | DMA0 source pointer |  | SAR0 | $\begin{aligned} & \hline \mathrm{XX} 16 \\ & \mathrm{XX} 16 \\ & \mathrm{XX} 16 \\ & \hline \end{aligned}$ |
| 002316 |  |  |  |  |
| $\begin{aligned} & 002416 \\ & 002516 \\ & 002616 \\ & \hline \end{aligned}$ | DMA0 destination pointer |  | DAR0 | $\begin{aligned} & \mathrm{XX} 16 \\ & \mathrm{XX} 16 \\ & \mathrm{XX} 16 \\ & \hline \end{aligned}$ |
| 002716 |  |  |  |  |
| $\begin{aligned} & \hline 002816 \\ & 002916 \end{aligned}$ | DMA0 transfer counter |  | TCRO | $\begin{aligned} & \hline X X 16 \\ & X X 16 \\ & \hline \end{aligned}$ |
| 002A16 |  |  |  |  |
| 002B16 |  |  |  |  |
| 002C16 | DMA0 control register |  | DMOCON | 00000X002 |
| 002D16 |  |  |  |  |
| 002E16 |  |  |  |  |
| 002F16 |  |  |  |  |
| 003016 003116 003216 | DMA1 source pointer |  | SAR1 | $\begin{aligned} & \mathrm{XX} 16 \\ & \mathrm{XX} 16 \\ & \mathrm{XX} 16 \end{aligned}$ |
| 003316 |  |  |  |  |
| $\begin{aligned} & 003416 \\ & 003516 \\ & 003616 \end{aligned}$ | DMA1 destination pointer |  | DAR1 | $\begin{aligned} & \hline \mathrm{XX} 16 \\ & \mathrm{XX} 16 \\ & \mathrm{XX} 16 \\ & \hline \end{aligned}$ |
| 003716 |  |  |  |  |
| $\begin{aligned} & 003816 \\ & 003916 \end{aligned}$ | DMA1 transfer counter |  | TCR1 | $\begin{aligned} & \hline X X 16 \\ & \mathrm{XX} 16 \\ & \hline \end{aligned}$ |
|  |  |  |  |  |
| 003B16 |  |  |  |  |
| 003 C 16 | DMA1 control register |  | DM1CON | 00000X002 |
| 003D16 |  |  |  |  |
| 003E16 |  |  |  |  |
| 003F16 |  |  |  |  |

Note 1: The blank areas are reserved and cannot be accessed by users.
Note 2: The PM00 and PM01 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset.
Note 3: The WDC5 bit is " 0 " (cold start) immediately after power-on. It can only be set to " 1 " in a program.
Note 4: 011110002 when the START pin is "L."
Note 5: The CNVss pin and the M1 pin are " H " in the flash memory version.
X : Undefined

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 004016 |  |  |  |
| 004116 |  |  |  |
| 004216 |  |  |  |
| 004316 |  |  |  |
| 004416 | INT3 interrupt control register | INT3IC | XX00X0002 |
| 004516 | Timer B5/SLICE ON interrupt control register | TB5IC | XXXXX0002 |
| 004616 | Timer B4/Remote control interrupt control register, UART1 BUS collision detection interrupt control register | TB4IC, U1BCNIC | XXXXX0002 |
| 004716 | Timer B3/HINT interrupt control register, UART0 BUS collision detection interrupt control register | TB3IC, UOBCNIC | XXXXX0002 |
| 004816 | SI/O4 interrupt control register (S4IC), INT5 interrupt control register | S4IC, INT5IC | XX00X0002 |
| 004916 | S//O3 interrupt control register, INT4 interrupt control register | S3IC, INT4IC | XX00×0002 |
| 004A16 | UART2 Bus collision detection interrupt control register | BCNIC | XXXXX0002 |
| 004B16 | DMA0 interrupt control register | DMOIC | XXXXX0002 |
| 004 C 16 | DMA1 interrupt control register | DM1IC | XXXXX0002 |
| 004D16 | Key input interrupt control register | KUPIC | XXXXX0002 |
| 004E16 | A-D conversion interrupt control register | ADIC | XXXXX0002 |
| 004F16 | UART2 transmit interrupt control register | S2TIC | XXXXX0002 |
| 005016 | UART2 receive interrupt control register | S2RIC | XXXXX0002 |
| 005116 | UARTO transmit interrupt control register | SOTIC | XXXXX0002 |
| 005216 | UARTO receive interrupt control register | SORIC | XXXXXX0002 |
| 005316 | UART1 transmit interrupt control register | S1TIC | XXXXX0002 |
| 005416 | UART1 receive interrupt control register | S1RIC | XXXXX0002 |
| 005516 | Timer A0 interrupt control register | TAOIC | XXXXX0002 |
| 005616 | Timer A1 interrupt control register | TA1IC | XXXXX0002 |
| 005716 | Timer A2 interrupt control register | TA2IC | XXXXX0002 |
| 005816 | Timer A3 interrupt control register | TA3IC | XXXXX0002 |
| 005916 | Timer A4 interrupt control register | TA4IC | XXXXX0002 |
| 005A16 | Timer B0 interrupt control register | TBOIC | XXXXX0002 |
| 005B16 | Timer B1 interrupt control register | TB1IC | XXXXX0002 |
| 005C16 | Timer B2 interrupt control register | TB2IC | XXXXX0002 |
| 005D16 | INT0 interrupt control register | INTOIC | XX00X0002 |
| 005E16 | INT1 interrupt control register | INT1IC | XX00X0002 |
| 005F16 | INT2 interrupt control register | INT2IC | XX00X0002 |
| 006016 |  |  |  |
| 006116 |  |  |  |
| 006216 |  |  |  |
| 006316 |  |  |  |
| 006416 |  |  |  |
| 006516 |  |  |  |
| 006616 |  |  |  |
| 006716 |  |  |  |
| 006816 |  |  |  |
| 006916 |  |  |  |
| 006A16 |  |  |  |
| 006B16 |  |  |  |
| $006 C_{16}$ |  |  |  |
| 006D16 |  |  |  |
| $006 \mathrm{E}_{16}$ |  |  |  |
| 006F16 |  |  |  |
| 007016 |  |  |  |
| 007116 |  |  |  |
| 007216 |  |  |  |
| 007316 |  |  |  |
| 007416 |  |  |  |
| 007516 |  |  |  |
| 007616 |  |  |  |
| 007716 |  |  |  |
| 007816 |  |  |  |
| 007916 |  |  |  |
| 007A16 |  |  |  |
| 007B16 |  |  |  |
| 007C16 |  |  |  |
| 007D16 |  |  |  |
| 007E16 |  |  |  |
| 007F16 |  |  |  |

Note :The blank areas are reserved and cannot be accessed by users.
X: Undefined


Note 1: The blank areas are reserved and cannot be accessed by users.
Note 2: This register is included in the flash memory version.
X: Undefined

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 034016 | Timer B3, 4, 5 count start flag | TBSR | $000 X X X X X 2$ |
| 034116 |  |  |  |
| $\begin{aligned} & 034216 \\ & 034316 \end{aligned}$ |  |  |  |
| $\begin{aligned} & \hline 034416 \\ & 034516 \end{aligned}$ |  |  |  |
| $\begin{aligned} & 034616 \\ & 034716 \end{aligned}$ |  |  |  |
| 034816 |  |  |  |
| 034916 |  |  |  |
| 034A16 |  |  |  |
| 034B16 |  |  |  |
| 034C16 |  |  |  |
| 034D16 |  |  |  |
| 034E16 |  |  |  |
| 034F16 |  |  |  |
| $\begin{aligned} & 035016 \\ & 035116 \end{aligned}$ | Timer B3 register | TB3 | $\begin{aligned} & \mathrm{XX16} \\ & \mathrm{XX} 16 \\ & \hline \end{aligned}$ |
| $\begin{aligned} & \hline 035216 \\ & 035316 \\ & \hline \end{aligned}$ | Timer B4 register | TB4 | $\begin{aligned} & \mathrm{XX16} \\ & \mathrm{XX} 16 \\ & \hline \end{aligned}$ |
| $\begin{aligned} & 035416 \\ & 035516 \end{aligned}$ | Timer B5 register | TB5 | $\begin{aligned} & \mathrm{XX} 16 \\ & \mathrm{XX} 16 \\ & \hline \end{aligned}$ |
| 035616 |  |  |  |
| 035716 |  |  |  |
| 035816 |  |  |  |
| 035916 |  |  |  |
| 035A16 |  |  |  |
| 035B16 | Timer B3 mode register | TB3MR | 00XX00002 |
| 035C16 | Timer B4 mode register | TB4MR | 00XX00002 |
| 035D16 | Timer B5 mode register | TB5MR | $00 \times X 00002$ |
| 035E16 | Interrupt cause select register 2 | IFSR2A | 00XXXXXX2 |
| 035F16 | Interrupt cause select register | IFSR | 0016 |
| 036016 | SI/O3 transmit/receive register | S3TRR | XX16 |
| 036116 |  |  |  |
| 036216 | SI/O3 control register | S3C | 010000002 |
| 036316 | SI/O3 bit rate generator | S3BRG | XX16 |
| 036416 | SI/O4 transmit/receive register | S4TRR | XX16 |
| 036516 |  |  |  |
| 036616 | SI/O4 control register | S4C | 010000002 |
| 036716 | SI/O4 bit rate generator | S4BRG | XX16 |
| 036816 |  |  |  |
| 036916 |  |  |  |
| 036A16 |  |  |  |
| 036B16 |  |  |  |
| 036C16 | UART0 special mode register 4 | U0SMR4 | 0016 |
| 036D16 | UART0 special mode register 3 | U0SMR3 | 000X0X0X2 |
| $036 \mathrm{E}_{16}$ | UART0 special mode register 2 | U0SMR2 | X00000002 |
| 036F16 | UART0 special mode register | U0SMR | X00000002 |
| 037016 | UART1 special mode register 4 | U1SMR4 | 0016 |
| 037116 | UART1 special mode register 3 | U1SMR3 | 000X0X0X2 |
| 037216 | UART1 special mode register 2 | U1SMR2 | X00000002 |
| 037316 | UART1 special mode register | U1SMR | X00000002 |
| 037416 | UART2 special mode register 4 | U2SMR4 | 0016 |
| 037516 | UART2 special mode register 3 | U2SMR3 | 000X0X0X2 |
| 037616 | UART2 special mode register 2 | U2SMR2 | X00000002 |
| 037716 | UART2 special mode register | U2SMR | X00000002 |
| 037816 | UART2 transmit/receive mode register | U2MR | 0016 |
| 037916 | UART2 bit rate generator | U2BRG | XX16 |
| $\begin{aligned} & 037 \mathrm{~A}_{16} \\ & 037 \mathrm{~B} 16 \\ & \hline \end{aligned}$ | UART2 transmit buffer register | U2TB | $\begin{aligned} & X X X X X X X X 2 \\ & \text { XXXXXXXX2 } \end{aligned}$ |
| 037C16 | UART2 transmit/receive control register 0 | U2C0 | 000010002 |
| 037D16 | UART2 transmit/receive control register 1 | U2C1 | 000000102 |
| $\begin{aligned} & 037 \mathrm{E}_{16} \\ & \mathbf{0 3 F F}_{16} \end{aligned}$ | UART2 receive buffer register | U2RB | $\begin{aligned} & X X X X X X X X 2 \\ & X X X X X X X 2 \end{aligned}$ |

Note : The blank areas are reserved and cannot be accessed by users.
X : Undefined

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 038016 | Count start flag | TABSR | 0016 |
| 038116 | Clock prescaler reset flag | CPSRF | 0XXXXXXX2 |
| 038216 | One-shot start flag | ONSF | 0016 |
| 038316 | Trigger select register | TRGSR | 0016 |
| 038416 | Up-down flag | UDF | 0016 |
| 038516 |  |  |  |
| $\begin{aligned} & \hline 038616 \\ & 038716 \end{aligned}$ | Timer A0 register | TA0 | $\begin{aligned} & \hline \mathrm{XX} 16 \\ & \mathrm{XX} 16 \\ & \hline \end{aligned}$ |
| 038816 | Timer A1 register | TA1 | XX16 |
| 038916 |  |  | XX16 |
| $\begin{aligned} & \hline 038 \mathrm{~A}_{16} \\ & \text { 038B16 } \end{aligned}$ | Timer A2 register | TA2 | $\begin{aligned} & \mathrm{XX} 16 \\ & \mathrm{XX} 16 \end{aligned}$ |
| $\begin{aligned} & \hline 038 \mathrm{C} 16 \\ & 038 \mathrm{D} 16 \end{aligned}$ | Timer A3 register | TA3 | $\begin{aligned} & \mathrm{XX} 16 \\ & \mathrm{XX} 16 \\ & \hline \end{aligned}$ |
| $\begin{aligned} & 038 \mathrm{E}_{16} \\ & 038 \mathrm{~F}_{16} \end{aligned}$ | Timer A4 register | TA4 | $\begin{array}{r} \mathrm{XX} 16 \\ \mathrm{XX} 16 \\ \hline \end{array}$ |
| 039016 | Timer B0 register | TB0 | XX16 |
| 039116 |  |  | XX16 |
| 039216 | Timer B1 register | TB1 | XX16 |
| 039316 |  |  | XX16 |
| 039416 | Timer B2 register | TB2 | XX16 |
| 039516 |  |  | XX16 |
| 039616 | Timer A0 mode register | TA0MR | 0016 |
| 039716 | Timer A1 mode register | TA1MR | 0016 |
| 039816 | Timer A2 mode register | TA2MR | 0016 |
| 039916 | Timer A3 mode register | TA3MR | 0016 |
| 039A16 | Timer A4 mode register | TA4MR | 0016 |
| 039B16 | Timer B0 mode register | TB0MR | 00XX00002 |
| 039C16 | Timer B1 mode register | TB1MR | 00XX00002 |
| 039D16 | Timer B2 mode register | TB2MR | 00XX00002 |
| 039E16 |  |  |  |
| 039F16 |  |  |  |
| 03A016 | UART0 transmit/receive mode register | UOMR | 0016 |
| 03A116 | UART0 bit rate generator | U0BRG | XX16 |
| 03A216 03A316 | UART0 transmit buffer register | UOTB | XXXXXXXX2 |
| 03A3416 | UART0 transmit/receive control register 0 | U0C0 | XXXXXXXX2 000010002 |
| 03A516 | UART0 transmit/receive control register 1 | U0C1 | 000000102 |
| 03A616 03A716 | UART0 receive buffer register | U0RB | $\begin{aligned} & X X X X X X X X 2 \\ & X X X X X X X X 2 \end{aligned}$ |
| 03A816 | UART1 transmit/receive mode register | U1MR | 0016 |
| 03A916 | UART1 bit rate generator | U1BRG | XX16 |
| $\begin{aligned} & 03 A_{16} 6 \\ & 03 \mathrm{AB}_{16} \end{aligned}$ | UART1 transmit buffer register | U1TB | $\begin{aligned} & \mathrm{XXXXXXXX2} \\ & X X X X X X X X 2 \end{aligned}$ |
| 03AC16 | UART1 transmit/receive control register 0 | U1C0 | 000010002 |
| 03AD16 | UART1 transmit/receive control register 1 | U1C1 | 000000102 |
| $\begin{aligned} & \hline 03 \mathrm{AE}_{16} \\ & \mathbf{0 3 A F}_{16} \\ & \hline \end{aligned}$ | UART1 receive buffer register | U1RB | $\begin{aligned} & \mathrm{XXXXXXXX2} \\ & \text { XXXXXXX2} \end{aligned}$ |
| 03B016 | UART transmit/receive control register 2 | UCON | X000000002 |
| 03B116 |  |  |  |
| 03B216 |  |  |  |
| 03В316 |  |  |  |
| 03B416 |  |  |  |
| 03B516 |  |  |  |
| $03 \mathrm{B616}$ |  |  |  |
| $03 \mathrm{B7} 16$ |  |  |  |
| 038816 | DMA0 request cause select register | DM0SL | 0016 |
| $03 \mathrm{B916}$ |  |  |  |
| 03BA16 | DMA1 request cause select register | DM1SL | 0016 |
| 03BB16 |  |  |  |
| $\begin{aligned} & \hline 03 \mathrm{BC} 16 \\ & \mathrm{OBBD}_{16} \end{aligned}$ | CRC data register | CRCD | $\begin{aligned} & \hline \mathrm{XX} 16 \\ & \mathrm{XX} 16 \\ & \hline \end{aligned}$ |
| 03BE16 | CRC input register | CRCIN | XX16 |
| 03BF16 |  |  |  |

Note : The blank areas are reserved and cannot be accessed by users.
X : Undefined

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 03C016 | A-D register 0 | AD0 | XXXXXXXX2 |
| $03 \mathrm{Cl116}$ |  |  |  |
| 03 C 216 | A-D register 1 | AD1 | XXXXXXXX2 |
| 03 C 316 |  |  |  |
| $03 \mathrm{C416}$ | A-D register 2 | AD2 | XXXXXXXX2 |
| 03 C 516 |  |  |  |
| $03 \mathrm{C616}$ | A-D register 3 | AD3 | XXXXXXXX2 |
| $03 \mathrm{C716}$ |  |  |  |
| 03C816 | A-D register 4 | AD4 | XXXXXXXX2 |
| 03 C 916 |  |  |  |
| 03CA16 | A-D register 5 | AD5 | XXXXXXXX2 |
| 03CB16 |  |  |  |
| 03CC16 | A-D register 6 | AD6 | XXXXXXXX2 |
| 03CD16 |  |  |  |
| 03CE16 | A-D register 7 | AD7 | XXXXXXXX2 |
| 03CF16 |  |  |  |
| 03D016 |  |  |  |
| 03 D 116 |  |  |  |
| 03D216 |  |  |  |
| 03 D 316 |  |  |  |
| 03 D 416 | A-D control register 2 | ADCON2 | 0016 |
| 03 D 516 |  |  |  |
| 03 D 16 | A-D control register 0 | ADCON0 | 00000XXX2 |
| 03D716 | A-D control register 1 | ADCON1 | 0016 |
| 03 D 816 |  |  |  |
| $03 \mathrm{D916}$ |  |  |  |
| 03DA16 |  |  |  |
| 03DB16 |  |  |  |
| 03DC16 |  |  |  |
| 03DD16 |  |  |  |
| 03DE16 |  |  |  |
| 03DF16 |  |  |  |
| 03E016 | Port P0 register | P0 | XX16 |
| 03E116 | Port P1 register | P1 | XX16 |
| 03E216 | Port P0 direction register | PD0 | 0016 |
| 03E316 | Port P1 direction register | PD1 | 0016 |
| 03E416 | Port P2 register | P2 | XX16 |
| 03 E 16 | Port P3 register | P3 | XX16 |
| 03E616 | Port P2 direction register | PD2 | 0016 |
| $03 \mathrm{E716}$ | Port P3 direction register | PD3 | 0016 |
| 03E816 | Port P4 register | P4 | XX16 |
| 03E916 | Port P5 register | P5 | XX16 |
| 03EA16 | Port P4 direction register | PD4 | 0016 |
| 03EB16 | Port P5 direction register | PD5 | 0016 |
| 03EC16 | Port P6 register | P6 | XX16 |
| 03ED16 | Port P7 register | P7 | XX16 |
| 03EE16 | Port P6 direction register | PD6 | 0016 |
| 03EF16 | Port P7 direction register | PD7 | 0016 |
| 03F016 | Port P8 register | P8 | XX16 |
| 03F116 | Port P9 register | P9 | XX16 |
| 03F216 | Port P8 direction register | PD8 | 00X000002 |
| 03F316 | Port P9 direction register | PD9 | 0016 |
| $03 F 416$ | Port P10 register | P10 | XX16 |
| 03 F 516 |  |  |  |
| 03F616 | Port P10 direction register | PD10 | 0016 |
| 03F716 |  |  |  |
| 03F816 |  |  |  |
| 03F916 |  |  |  |
| 03FA16 |  |  |  |
| 03FB16 |  |  |  |
| 03FC16 | Pull-up control register 0 | PUR0 | 0016 |
| 03FD16 | Pull-up control register 1 | PUR1 | 000000002 (Note 2) <br> 000000102  |
| 03FE16 | Pull-up control register 2 | PUR2 | 0016 |
| 03FF16 | Port control register | PCR | 0016 |

Note 1: The blank areas are reserved and cannot be accessed by users.
Note 2: At hardware reset 1 or hardware reset 2, the register is as follows:

- "000000002" where " $L$ " is inputted to the CNVss pin
- "000000102" where "H" is inputted to the CNVss pin and the M1 pin (flash memory version of microcomputer)
- "000000102" where "H" is inputted to the CNVss pin (mask ROM version).

At software reset, watchdog timer reset and oscillation stop detection reset, the register is as follows:

- "000000002" where the PM01 to PM00 bits in the PM0 register are "002" (single-chip mode)
- "000000102" where the PM01 to PM00 bits in the PM0 register are "012" (memory expansion mode) or
"112" (microprocessor mode)
X: Undefined


### 2.4 Processor Mode

## (1) Types of Processor Mode

Three processor modes are available to choose from: single-chip mode, memory expansion mode, and microprocessor mode. Table 2.4.1 shows the features of these processor modes.

Table 2.4.1. Features of Processor Modes

| Processor modes | Access space | Pins which are assigned I/O ports |
| :--- | :--- | :--- |
| Single-chip mode | SFR, internal RAM, internal ROM | All pins are I/O ports or peripheral <br> function I/O pins |
| Memory expansion mode | SFR, internal RAM, internal ROM, <br> external area (Note) | Some pins serve as bus control pins (Note) |
| Microprocessor mode | SFR, internal RAM, external area (Note) | Some pins serve as bus control pins (Note) |

Note : Refer to "Bus".

## (2) Setting Processor Modes

Processor mode is set by using the CNVss pin and the PM01 to PM00 bits in the PM0 register.
Table 2.4.2 shows the processor mode after hardware reset. Table 2.4.3 shows the PM01 to PM00 bit set values and processor modes.
In the flash memory version, after hardware reset, apply the CNVss pin and the M1 pin to Vcc when use microprocessor. In the mask ROM version, after hardware reset, apply the CNVss pin to Vcc when use microprocessor.

Table 2.4.2. Processor Mode After Hardware Reset

| CNVss pin input level |  |
| :--- | :--- |
| Vss | Single-chip mode |
| Vcc (Note 1, Note 2) | Microprocessor mode |

Note 1: If the microcomputer is reset in hardware by applying Vcc to the CNVss pin and the M1 pin in the flash memory version (by applying Vcc to the CNVss pin in the mask ROM version) the internal ROM cannot be accessed regardless of PM10 to PM00 bits.
Note 2: The multiplexed bus cannot be assigned to the entire $\overline{\mathrm{CS}}$ space.
Table 2.4.3. PM01 to PM00 Bits Set Values and Processor Modes

| PM01 to PM00 bits | Processor modes |
| :--- | :--- |
| 002 | Single-chip mode |
| 012 | Memory expansion mode |
| 102 | Must not be set |
| 112 | Microprocessor mode |

Rewriting the PM01 to PM00 bits places the microcomputer in the corresponding processor mode regardless of whether the input level on the CNVss pin is "H" or "L". Note, however, that the PM01 to PM00 bits cannot be rewritten to " 012 " (memory expansion mode) or " 112 " (microprocessor mode) at the same time the PM07 to PM02 bits are rewritten. Note also that these bits cannot be rewritten to enter microprocessor mode in the internal ROM, nor can they be rewritten to exit microprocessor mode in areas overlapping the internal ROM.
If the microcomputer is reset in hardware by applying Vcc to the CNVss pin and the M1 pin in the flash memory version (by applying Vcc to the CNVss pin in the mask ROM version), the internal ROM cannot be accessed regardless of PM01 to PM00 bits.
Figures 2.4.1 and 2.4.2 show the registers associated with processor modes. Figure 2.4 .3 show the memory map in single chip mode.

## Processor mode register 0 (Note 1)



Note 1: Write to this register after setting the PRC1 bit in the PRCR register to "1" (write enable).
Note 2: Effective when the PM01 to PM00 bits are set to "012" (memory expansion mode) or "112" (microprocessor mode).
Note 3: To set the PM01 to PM00 bits are "012" and the PM05 to PM04 bits are "112" (multiplexed bus assigned to the entire $\overline{\mathrm{CS}}$ space), apply an "H" signal to the BYTE pin (external data bus is 8 bits wide). While the CNVss pin and the M1 pin are held " H " ( = Vcc) in the flash memory version (the CNVss pin is held " H " in the mask ROM version), do not rewrite the PM05 to PM04 bits to " 112 " after reset.
If the PM05 to PM04 bits are set to "112" during memory expansion mode, P31 to P37 and P40 to P43 become I/O ports, in which case the accessible area for each $\overline{C S}$ is 256 bytes.
Note 4: The PM01 to PM00 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset.
Note 5: In the flash memory version, the value is at the CNVss pin = Vcc and the M1 pin = Vcc. In the mask ROM version, the CNVss pin = Vcc.

Figure 2.4.1. PMO Register

Processor mode register 1 (Note 1)


Note 1: Write to this register after setting the PRC1 bit in the PRCR register to "1" (write enable).
Note 2: For the mask ROM version, this bit must be set to "0"
The PM10 bit is automatically set to " 1 " when the FMR01 bit in the FMR0 register is " 1 " (CPU rewrite mode).
Note 3: Effective when the PM01 to PM00 bits are set to "012" (memory expansion mode) or " 112 " (microprocessor mode).
Note 4: PM12 bit is set to " 1 " by writing a " 1 " in a program. (Writing a " 0 " has no effect.)
Note 5: When PM17 bit is set to "1" (with wait state), one wait state is inserted when accessing the internal RAM, internal ROM, or an external area. If the CSiW bit ( $\mathrm{i}=0$ to 3 ) in the CSR register is " 0 " (with wait state), the CSi area is always accessed with one or more wait states regardless of whether the PM17 bit is set or not. Where the RDY signal is used or multiplex bus is used, set the CSiW bit to "0" (with wait state).
Note 6: The PM13 bit is automatically set to " 1 " when the FMR01 bit in the FMR0 register is " 1 " (CPU rewrite mode).
Note 7: The access area is changed by the PM13 bit as listed in the table below.

| Access area |  | $\mathrm{PM} 13=0$ | PM13 $=1$ |
| :--- | :--- | :--- | :--- |
| Internal | RAM | Up to addresses 0040016 to 03FFF16 (15 Kbytes) | The entire area is usable |
|  | ROM | Up to addresses D000016 to FFFFF16 (192 Kbytes) | The entire area is usable |
| External | Addresses 0400016 to 07FFF16 are usable <br> Addresses 8000016 to CFFFF16 are usable | Addresses 0400016 to 07FFF16 are reserved <br> Addresses 8000016 to CFFFF16 are reserved |  |

Figure 2.4.2. PM1 Register


Figure 2.4.3. Memory Map in Single Chip Mode

### 2.4.1 Bus

During memory expansion or microprocessor mode, some pins serve as the bus control pins to perform data input/output to and from external devices. These bus control pins include A0 to A19, Do to D15, CS0 to $\overline{\mathrm{CS}}, \overline{\mathrm{RD}}, \overline{\mathrm{WRL}} / \overline{\mathrm{WR}}, \overline{\mathrm{WRH}} / \overline{\mathrm{BHE}}, \mathrm{ALE}, \overline{\mathrm{RDY}}, \overline{\mathrm{HOLD}}, \overline{\mathrm{HLDA}}$ and BCLK.

## Bus Mode

The bus mode, either multiplexed or separate, can be selected using the PM05 to PM04 bits in the PM0 register.

## Separate Bus

In this bus mode, data and address are separate.

## Multiplexed Bus

In this bus mode, data and address are multiplexed.

- When the input level on BYTE pin is high (8-bit data bus) Do to D7 and Ao to A7 are multiplexed.
- When the input level on BYTE pin is low (16-bit data bus)

Do to D7 and A1 to A8 are multiplexed. D8 to D15 are not multiplexed. Do not use D8 to D15.
External buses connecting to a multiplexed bus are allocated to only the even addresses of the microcomputer. Odd addresses cannot be accessed.

### 2.4.2 Bus Control

The following describes the signals needed for accessing external devices and the functionality of software wait.
(1) Address Bus

The address bus consists of 20 lines, $A 0$ to $A 19$. The address bus width can be chosen to be 12, 16 or 20 bits by using the PM06 bit in the PM0 register and the PM11 bit in the PM1 register. Table 2.4.4 shows the PM06 and PM11 bit set values and address bus widths.

Table 2.4.4. PM06 and PM11 Bits Set Value and Address Bus Width

| Set value(Note) | Pin function | Address bus wide |
| :--- | :--- | :--- |
| PM11 $=1$ | P34 to P37 |  |
| PM06 $=1$ | P40 to P43 | 16 bits |
| PM11 $=0$ | A12 to A15 |  |
| PM06 $=1$ | P40 to P43 | 20 bits |
| PM11 $=0$ | A12 to A15 |  |

Note 1: No values other than those shown above can be set.
When processor mode is changed from single-chip mode to memory extension mode, the address bus is indeterminate until any external area is accessed.

## (2) Data Bus

When input on the BYTE pin is high(data bus is 8 bits wide), 8 lines Do to D7 comprise the data bus; when input on the BYTE pin is low(data bus is 16 bits wide), 16 lines Do to D15 comprise the data bus. Do not change the input level on the BYTE pin while in operation.

## (3) Chip Select Signal

The chip select (hereafter referred to as the $\overline{\mathrm{CSi}}$ ) signals are output from the $\overline{\mathrm{CSi}}(\mathrm{i}=0$ to 3 ) pins. These pins can be chosen to function as I/O ports or as $\overline{C S}$ by using the CSi bit in the CSR register.
Figure 2.4.4 shows the CSR register.
During 1 Mbyte mode, the external area can be separated into up to 4 by the CSi signal which is output from the CSi pin. Figure 2.4 .5 shows the example of address bus and CSi signal output in 1 Mbyte mode. Figure 2.4.6 to 2.4.7 show $\overline{\mathrm{CS}}$ area in 1 Mbyte mode.


Figure 2.4.4. CSR Register

## Example 1

To access the external area indicated by CSj in the next cycle after accessing the external area indicated by CSi

The address bus and the chip select signal both change state between these two cycles.

## Example 2

To access the internal ROM or internal RAM in the next cycle after accessing the external area indicated by CSi

The chip select signal changes state but the address bus does not change state


## Example 4

Not to access any area (nor instruction prefetch generated) in the next cycle after accessing the external area indicated by CSi

Neither the address bus nor the chip select signal changes state between these two cycles


Note : These examples show the address bus and chip select signal when accessing areas in two successive cycles. The chip select bus cycle may be extended more than two cycles depending on a combination of these examples.

Shown above is the case where separate bus is selected and the area is accessed for read without wait states. $\mathrm{i}=0$ to $3, \mathrm{j}=0$ to 3 (not including i, however)

Figure 2.4.5. Example of Address Bus and CSi Signal Output in 1 Mbyte Mode


Figure 2.4.6. CS Area in 1 Mbyte Mode (PM13=0)


Figure 2.4.7. CS Area in 1 Mbyte Mode (PM13=1)

## (4) Read and Write Signals

When the data bus is 16 bits wide, the read and write signals can be chosen to be a combination of $\overline{R D}$, $\overline{\mathrm{BHE}}$ and $\overline{\mathrm{WR}}$ or a combination of $\overline{\mathrm{RD}}, \overline{\mathrm{WRL}}$ and $\overline{\mathrm{WRH}}$ by using the PM02 bit in the PM0 register. When the data bus is 8 bits wide, use a combination of $\overline{R D}, \overline{W R}$ and $\overline{B H E}$.
Table 2.4.5 shows the operation of $\overline{R D}, \overline{W R L}$, and $\overline{W R H}$ signals. Table 2.4.6 shows the operation of operation of $\overline{R D}, \overline{W R}$, and $\overline{B H E}$ signals.

Table 2.4.5. Operation of $\overline{R D}, \overline{W R L}$ and $\overline{W R H}$ Signals

| Data bus width | $\overline{R D}$ | $\overline{\text { WRL }}$ | $\overline{\text { WRH }}$ | Status of external data bus |
| :---: | :---: | :---: | :---: | :--- |
| 16-bit <br> ( BYTE pin input <br> $=$ "L") | L | H | H | Read data |
|  | H | L | H | Write 1 byte of data to an even address |
|  | H | H | L | Write 1 byte of data to an odd address |
|  | H | L | L | Write data to both even and odd addresses |

Table 2.4.6. Operation of $\overline{R D}, \overline{W R}$ and $\overline{B H E}$ Signals

| Data bus width | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | $\overline{\mathrm{BHE}}$ | A 0 | Status of external data bus |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 16-bit <br> (BYTE pin input <br> $=$ <br> = "L") | H | L | L | H | Write 1 byte of data to an odd address |
|  | L | H | L | H | Read 1 byte of data from an odd address |
|  | H | L | H | L | Write 1 byte of data to an even address |
|  | L | H | H | L | Read 1 byte of data from an even address |
|  | H | L | L | L | Write data to both even and odd addresses |
| 8-bit (BYTE pin <br> input = "H") | H | H | L | L | Read data from both even and odd addresses |
|  | L | L | - (Note) | H or L | Write 1 byte of data |

Note : Do not use.

## (5) ALE Signal

The ALE signal latches the address when accessing the multiplex bus space. Latch the address when the ALE signal falls.


Figure 2.4.8. ALE Signal, Address Bus, Data Bus

## (6) The RDY Signal

This signal is provided for accessing external devices which need to be accessed at low speed. If input on the $\overline{R D Y}$ pin is asserted low at the last falling edge of BCLK of the bus cycle, one wait state is inserted in the bus cycle. While in a wait state, the following signals retain the state in which they were when the RDY signal was acknowledged.

Ao to A19, Do to D15, $\overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS} 3}, \overline{\mathrm{RD}}, \overline{\mathrm{WRL}}, \overline{\mathrm{WRH}}, \overline{\mathrm{WR}}, \overline{\mathrm{BHE}}, \mathrm{ALE}, \overline{\mathrm{HLDA}}$

Then, when the input on the $\overline{\text { RDY }}$ pin is detected high at the falling edge of BCLK, the remaining bus cycle is executed. Figure 2.4 .9 shows example in which the wait state was inserted into the read cycle by the $\overline{R D Y}$ signal. To use the $\overline{\text { RDY signal, set the corresponding bit (CS3W to CSOW bits) in the CSR register }}$ to " 0 " (with wait state). When not using the $\overline{R D Y}$ signal, process the $\overline{R D Y}$ pin as an unused pin.


Figure 2.4.9. Example in which Wait State was Inserted into Read Cycle by RDY Signal

## (7) Hold Signal

This signal is used to transfer control of the bus from the CPU or DMAC to an external circuit. When the input on HOLD pin is pulled low, the microcomputer is placed in a hold state after the bus access then in process finishes. The microcomputer remains in the hold state while the HOLD pin is held low, during which time the HLDA pin outputs a low-level signal.
Table 2.4.7 shows the microcomputer status in the hold state.
Bus-using priorities are given to HOLD, DMAC, and CPU in order of decreasing precedence. However, if the CPU is accessing an odd address in word units, the DMAC cannot gain control of the bus during two separate accesses.

$$
\overline{\mathrm{HOLD}}>\mathrm{DMAC}>\mathrm{CPU}
$$

Figure 2.4.10. Bus-using Priorities
Table 2.4.7. Microcomputer Status in Hold State

| Item |  |
| :--- | :--- |
| BCLK | Output |
| $A_{0}$ to $A_{19}, D_{0}$ to $D_{15}, \overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS3}}, \overline{\mathrm{RD}, \mathrm{WRL}, \mathrm{WRH}, \mathrm{WR}, \mathrm{BHE}}$ | High-impedance |
| / O ports | P0, P1, P3, P4(Note 1) |
|  | P6 to P10 |
| HLDA | Maint-impedance |
| Internal peripheral circuits | Output "L" |
| ALE signal | ON (but watchdog timer stops) |

Note 1: When I/O port function is selected.

## (8) BCLK Output

If the PM07 bit in the PM0 register is set to " 0 " (output enable), a clock with the same frequency as that of the CPU clock is output as BCLK from the BCLK pin. Refer to "CPU clock and pheripheral clock".

Table 2.4.8. Pin Functions for Each Processor Mode

| Processor mode |  | Memory expansion mode or microprocessor mode |  |  |  | Memory expansion mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PM05-PM04 bits |  | 002(separate bus) |  | 012(CS2 is for multiplexed bus and others are for separate bus) <br> 102(CS1 is for multiplexed bus and others are for separate bus) |  | 112 (multiplexed bus for the entire space) (Note 1) |
| Data bus width BYTE pin |  | $\begin{aligned} & 8 \text { bits } \\ & \text { "H" } \end{aligned}$ | $16 \text { bits }$ | $\begin{gathered} 8 \text { bits } \\ \text { "H" } \end{gathered}$ | $16 \text { bits }$ | $\begin{gathered} 8 \text { bits } \\ \text { "H" } \end{gathered}$ |
| P00 to P07 |  | Do to D7 | Do to D7 | Do to D7(Note 4) | Do to D7(Note 4) | I/O ports |
| P10 to P17 |  | I/O ports | D8 to D15 | I/O ports | D8 to D15(Note 4) | I/O ports |
| P20 |  | A0 | A0 | Ao/Do(Note 2) | A0 | Ao/Do |
| P21 to P27 |  | A1 to A7 | A1 to A7 | $\begin{aligned} & \text { A1 to A7/D1 to D7 } \\ & \text { (Note 2) } \end{aligned}$ | A1 to A7/D0 to D6 (Note 2) | A1 to A7/D1 to D7 |
| P30 |  | A8 | A8 | A8 | A8/D7(Note 2) | A8 |
| P31 to P33 |  | A9 to A11 |  |  |  | I/O ports |
| P34 to P37 | PM11=0 | A12 to A15 |  |  |  | I/O ports |
|  | PM11 $=1$ | I/O ports |  |  |  |  |
| P40 to P43 | PM06=0 | A16 to A19 |  |  |  | I/O ports |
|  | PM06=1 | I/O ports |  |  |  |  |
| P44 | CS0=0 | 1/O ports |  |  |  |  |
|  | CSO=1 | $\overline{\mathrm{CS}} 0$ |  |  |  |  |
| P45 | CS1=0 | I/O ports |  |  |  |  |
|  | CS1=1 | CS1 |  |  |  |  |
| P46 | CS2=0 | I/O ports |  |  |  |  |
|  | CS2=1 | $\overline{\mathrm{CS} 2}$ |  |  |  |  |
| P47 | CS3=0 | I/O ports |  |  |  |  |
|  | CS3=1 | CS3 |  |  |  |  |
| P50 | PM02=0 | $\overline{\text { WR }}$ |  |  |  |  |
|  | PM02=1 | - (Note 3) | $\overline{\text { WRL }}$ | - (Note 3) | WRL | - (Note 3) |
| P51 | PM02=0 | $\overline{\text { BHE }}$ |  |  |  |  |
|  | PM02=1 | - (Note 3) | WRH | - (Note 3) | WRH | - (Note 3) |
| P52 |  | $\overline{\mathrm{RD}}$ |  |  |  |  |
| P53 |  | BCLK |  |  |  |  |
| P54 |  | $\overline{\text { HLDA }}$ |  |  |  |  |
| P55 |  | $\overline{\text { HOLD }}$ |  |  |  |  |
| P56 |  | ALE |  |  |  |  |
| P57 |  | RDY |  |  |  |  |

I/O ports: Function as I/O ports or peripheral function I/O pins.
Note 1: To set the PM01 to PM00 bits are set to "012" and the PM05 to PM04 bits are set to " 112 " (multiplexed bus assigned to the entire $\overline{C S}$ space), apply "H" to the BYTE pin (external data bus 8 bits wide). While the CNVss pin and the M1 pin are held "H" (= Vcc) in the flash memory version (the CNVSS pin is held " H " in the mask ROM version), do not rewrite the PM05 to PM04 bits to "112" after reset. If the PM05 to PM04 bits are set to "112" during memory expansion mode, P31 to P37 and P40 to P43 become I/O ports, in which case the accessible area for each $\overline{\mathrm{CS}}$ is 256 bytes.
Note 2: In separate bus mode, these pins serve as the address bus.
Note 3: If the data bus is 8 bits wide, make sure the PM02 bit is set to "0" ( $\overline{R D}, \overline{\mathrm{BHE}}, \overline{\mathrm{WR}}$ ).
Note 4: When accessing the area that uses a multiplexed bus, these pins output an indeterminate value during a write.

## (9) External Bus Status When Internal Area Accessed

Table 2.4.9 shows the external bus status when the internal area is accessed.
Table 2.4.9. External Bus Status When Internal Area Accessed

| Item | SFR accessed | Internal ROM, RAM accessed |
| :--- | :--- | :--- |
| A0 to A19 | Address output | Maintain status before accessed <br> address of external area or SFR |
|  | When read | High-impedance |
|  | When write | Output data |
| $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{WRL}, \overline{\mathrm{WRH}}}$ | $\overline{\mathrm{RD}}, \overline{\mathrm{WR}, \overline{\mathrm{WRL}}, \overline{\mathrm{WRH}} \text { output }}$ | Undefined |
| $\overline{\mathrm{BHE}}$ | $\overline{\mathrm{BHE}}$ output | Output "H" |
| $\overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS3}}$ | Maintain status before accessed <br> status of external area or SFR |  |
| ALE | Output "H" | Output "H" |

## (10) Software Wait

Software wait states can be inserted by using the PM17 bit in the PM1 register, the CSOW to CS3W bits in the CSR register, and the CSE register. The SFR area is unaffected by these control bits. This area is always accessed in 2 BCLK.
To use the RDY signal, set the corresponding CS3W to CSOW bit to "0"(with wait state). Figure 2.4.11 shows the CSE register. Table 2.4.10 shows the software wait related bits and bus cycles. Figure 2.4.12 and 2.4.13 show the typical bus timings using software wait.


Figure 2.4.11. CSE Register

Table 2.4.10. Bit and Bus Cycle Related to Software Wait

| Area | Bus mode | PM1 register PM17 bit | CSR register CS3W bit (Note 1) CS2W bit (Note 1) CS1W bit (Note 1) CSOW bit (Note 1) | CSE register <br> CSE31W to CSE30W bit CSE21W to CSE20W bit CSE11W to CSE10W bit CSE01W to CSE00W bit | Software wait | Bus cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFR | - | - | - | - | - | 2 BCLK cycle |
| Internal RAM, ROM | - | 0 | - | - | No wait | 1 BCLK cycle (Note 3) |
|  | - | 1 | - | - | 1 wait | 2 BCLK cycles |
| External area | Separate bus | 0 | 1 | 002 | No wait | 1 BCLK cycle (read) |
|  |  |  |  |  |  | 2 BCLK cycles (write) |
|  |  | - | 0 | 002 | 1 wait | 2 BCLK cycles (Note 3) |
|  |  | - | 0 | 012 | 2 waits | 3 BCLK cycles |
|  |  | - | 0 | 102 | 3 waits | 4 BCLK cycles |
|  |  | 1 | 1 | 002 | 1 wait | 2 BCLK cycles |
|  | Multiplexed bus (Note 2) | - | 0 | 002 | 1 wait | 3 BCLK cycles |
|  |  | - | 0 | 012 | 2 waits | 3 BCLK cycles |
|  |  | - | 0 | 102 | 3 waits | 4 BCLK cycles |
|  |  | 1 | 0 | 002 | 1 wait | 3 BCLK cycles |

Note 1: To use the $\overline{R D Y}$ signal, set this bit to " 0 " (with wait state).
Note 2: To access in multiplexed bus mode, set the corresponding bit of CSOW to CS3W to " 0 " (with wait state).
Note 3: After reset, the PM17 bit is set to " 0 " (without wait state), all of the CSOW to CS3W bits are set to " 0 " (with wait state), and the CSE register is set to "0016" (one wait state for CS0 to CS3). Therefore, the internal RAM and internal ROM are accessed with no wait states, and all external areas are accessed with one wait state.
(1) Separate bus, No wait setting

(2) Separate bus, 1-wait setting

(3) Separate bus, 2-wait setting


Note : These example timing charts indicate bus cycle length. After this bus cycle sometimes come read and write cycles in succession.

Figure 2.4.12. Typical Bus Timings Using Software Wait (1)
(1) Separate bus, 3-wait setting

(2)Multiplexed bus, 1- or 2-wait setting

(3)Multiplexed bus, 3-wait setting


Note : These example timing charts indicate bus cycle length. After this bus cycle sometimes come read and write cycles in succession.

Figure 2.4.13. Typical Bus Timings Using Software Wait (2)

### 2.5 Clock Generation Circuit

The clock generation circuit contains two oscillator circuits as follows:
(1) Main clock oscillation circuit
(2) Sub clock oscillation circuit

Table 2.5.1 lists the clock generation circuit specifications. Figure 2.5.1 shows the clock generation circuit. Figures 2.5 . 2 to 2.5 .4 show the clock-related registers.

Table 2.5.1. Clock Generation Circuit Specifications

| Item | Main clock oscillation circuit | Sub clock oscillation circuit |
| :---: | :---: | :---: |
| Use of clock | - CPU clock source <br> - Peripheral function clock source | -CPU clock source <br> - Timer A, B's clock source |
| Clock frequency | 0 to 10 MHz | 32.768 kHz |
| Usable oscillator | - Ceramic oscillator <br> - Crystal oscillator (Note 2) | - Crystal oscillator |
| Pins to connect oscillator | XIN, Xout | XCIN, XCOUT |
| Oscillation stop, restart function | Presence | Presence |
| Oscillator status after reset (Note) | Oscillating | Stopped |
| Other | Externally derived clock can be input |  |

Note 1. The state that the START pin is held " H " after reset is shown. The state that the START pin is held "L" after reset is following. Main clock oscillation circuit: Stoped Sub clock oscillation circuit: Oscillating
Note 2. If you use "2.14 Expansion Function (Data acquisition)", be sure to connect a crystal oscillator between the XIN and Xout pins.


Figure 2.5.1. Clock Generation Circuit

## System clock control register 0 (Note 1)



Note 1: Write to this register after setting the PRC0 bit of PRCR register to " 1 " (write enable).
Note 2: The CM03 bit is set to " 1 " (high) when the CM04 bit is set to " 0 " (I/O port) or the microcomputer goes to a stop mode.
Note 3: This bit is provided to stop the main clock when the low power dissipation mode is selected. This bit cannot be used for detection as to whether the main clock stopped or not. To stop the main clock, the following setting is required:
(1) Set the CM07 bit to "1" (Sub-clock select) with the sub-clock stably oscillating.
(2) Set the CM05 bit to "1" (Stop).

Note 4: During external clock input, only the clock oscillation buffer is turned off and clock input is accepted if the sub clock is not chosen as a CPU clock.
Note 5: When CM05 bit is set to " 1 , the Xout pin goes "H". Furthermore, because the internal feedback resistor remains connected, the Xin pin is pulled " H " to the same level as Xout via the feedback resistor.
Note 6: After setting the CM04 bit to "1" (XCIN-XCOUT Oscillator function), wait until the sub-clock oscillates stably before switching the CM07 bit from " 0 " to " 1 " (sub-clock).
Note 7: When entering stop mode from high or middle speed mode, the CM06 bit is set to " 1 " (divide-by- 8 mode).
Note 8: The fc32 clock does not stop. During low speed or low power dissipation mode, do not set this bit to "1" (peripheral clock turned off when in wait mode).
Note 9: To use a sub-clock, set this bit to "1". Also make sure ports P 86 and P 87 are directed for input, with no pull-ups.
Note 10: When the PM21 bit of PM2 register is set to " 1 " (clock modification disable), writing to the CM02, CM05, and CM07 bits has no effect.
Note 11: If the PM21 bit needs to be set to " 1 ", set the CM07 bit to " 0 "(main clock) before setting it.
Note 12: To use the main clock as the clock source for the CPU clock, follow the procedure below.
(1) Set the CM05 bit to "0" (oscillate).
(2) Wait until td $(M-L)$ elapses or the main clock oscillation stabilizes, whichever is longer.
(3) Set the CM07 bit all to " 0 ".

Note 13: When the CM05 bit is set to " 1 " (main clock turned off), the CM06 bit is fixed to " 1 " (divide-by- 8 mode) and the CM15 bit is fixed to " 1 " (drive capability high).
Note 14: Keep in mind that the values after reset differ by the input voltage at the START pin.

Figure 2.5.2. CMO Register

## System clock control register 1 (Note 1)



Note 1: Write to this register after setting the PRC0 bit of PRCR register to " 1 " (write enable).
Note 2: When entering stop mode from high or middle speed mode, or when the CM05 bit is set to "1" (main clock turned off) in low speed mode, the CM15 bit is set to " 1 " (drive capability high).
Note 3: Effective when the CM06 bit is " 0 " (CM16 and CM17 bits enable).
Note 4: If the CM10 bit is " 1 " (stop mode), Xout goes "H" and the internal feedback resistor is disconnected. The X CIN and Xcout pins are placed in the high-impedance state.
Note 5: When the PM21 bit of PM2 register is set to "1" (clock modification disable), writing to the CM10 bits has no effect.

Figure 2.5.3. CM1 Register

Peripheral clock select register (Note)


Note: Write to this register after setting the PRC0 bit of PRCR register to " 1 " (write enable).

Processor mode register 2 (Note 1)


Note 1: Write to this register after setting the PRC1 bit of PRCR register to " 1 " (write enable).
Note 2: Once this bit is set to " 1 ", it cannot be cleared to " 0 " in a program.
Note 3: If the PM21 bit is set to "1," writing to the following bits has no effect.
CM02 bit of CM0 register
CM05 bit of CM0 register (main clock is not halted)
CM07 bit of CM0 register (CPU clock source does not change)
CM10 bit of CM1 register (stop mode is not entered)

Figure 2.5.4. PCLKR Register and PM2 Register

### 2.5.1 Oscillator Circuit

The following describes the clocks generated by the clock generation circuit.
Two oscillation circuits are built in the clock generating circuit, and a main clock or a sub clock can be chosen as a CPU clock by setup of the START pin after reset.

## (1) Main Clock

This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillator circuit is configured by connecting a resonator between the XIN and XOUT pins. The main clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillator circuit may also be configured by feeding an externally generated clock to the Xin pin. Figure 2.5 .5 shows the examples of main clock connection circuit.
When the level on the START pin is " H ", the main clock divided by 8 is selected for the CPU clock (Sub clock turned off) after reset.
The power consumption in the chip can be reduced by setting the CM05 bit of CM0 register to " 1 " (main clock oscillator circuit turned off) after switching the clock source for the CPU clock to a sub clock. In this case, Xout goes " H ". Furthermore, because the internal feedback resistor remains on, XIN is pulled "H" to XOUT via the feedback resistor. Note that if an externally generated clock is fed into the XIN pin, the main clock cannot be turned off by setting the CM05 bit to " 1 " without selecting sub clock fot the CPU clock. If necessary, use an external circuit to turn off the clock.
During stop mode, all clocks including the main clock are turned off. Refer to "power control".


Note: Insert a damping resistor if required. The resistance will vary depending on the oscillator and the oscillation drive capacity setting. Use the value recommended by the maker of the oscillator.
When the oscillation drive capacity is set to low, check that oscillation is stable. Also, if the oscillator manufacturer's data sheet specifies that a feedback resistor be added external to the chip, insert a feedback resistor between XIN and Xout following the instruction.

Figure 2.5.5. Examples of Main Clock Connection Circuit

## (2) Sub Clock

The sub clock is generated by the sub clock oscillation circuit. This clock is used as the clock source for the CPU clock, as well as the timer A and timer B count sources. In addition, an fc clock with the same frequency as that of the sub clock can be output from the CLKOUT pin.
The sub clock oscillator circuit is configured by connecting a crystal resonator between the XCIN and Xcout pins. The sub clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The sub clock oscillator circuit may also be configured by feeding an externally generated clock to the XCIN pin. Figure 2.5.6 shows the examples of sub clock connection circuit.
When the level on the START pin is "H", the sub clock is turned off after reset. At this time, the feedback resistor is disconnected from the oscillator circuit.
To use the sub clock for the CPU clock, set the CM07 bit of CM0 register to "1" (sub clock) after the sub clock becomes oscillating stably.
When a START pin is "L", the sub clock (XCIN) divided by 8 becomes the CPU clock after reset (the main clock stops). When you use a main clock after this, please shift according to the procedure shown in Fig. 2.5.7.

During stop mode, all clocks including the sub clock are turned off. Refer to "power control".


Note: Insert a damping resistor if required. The resistance will vary depending on the oscillator and the oscillation drive capacity setting. Use the value recommended by the maker of the oscillator.
When the oscillation drive capacity is set to low, check that oscillation is stable. Also, if the oscillator manufacturer's data sheet specifies that a feedback resistor be added external to the chip, insert a feedback resistor between XCIN and Xcout following the instruction.

Figure 2.5.6. Examples of Sub Clock Connection Circuit


Figure 2.5.7. Procedure to Use the Main Clock from the Sub Clock as CPU Clock Source

### 2.5.2 CPU Clock and Peripheral Function Clock

Two type clocks: CPU clock to operate the CPU and peripheral function clocks to operate the peripheral functions.

## (1) CPU Clock and BCLK

These are operating clocks for the CPU and watchdog timer.
The clock source for the CPU clock can be chosen to be the main clock or sub clock.
If the main clock is selected as the clock source for the CPU clock, the selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit in CM0 register and the CM17 to CM16 bits in CM1 register to select the divide-by-n value.
When the level on the START pin is "H", the main clock divided by 8 provides the CPU clock after reset. During memory expansion or microprocessor mode, a BCLK signal with the same frequency as the CPU clock can be output from the BCLK pin by setting the PM07 bit of PMO register to " 0 " (output enabled).
Note that when entering stop mode from high or middle speed mode, or when the CM05 bit of CM0 register is set to "1" (main clock turned off) in low-speed mode, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode).

## (2) Peripheral Function Clock(f1, f2, f8, f32, f1sio, f2sio, f8sio, f32sio, fAd, fC32)

These are operating clocks for the peripheral functions.
Of these, fi $(\mathrm{i}=1,2,8,32)$ and fisıo are derived from the main clock by dividing them by i . The clock fi is used for timers $A$ and $B$, and fisio is used for serial I/O. The f8 and f32 clocks can be output from the CLKOUT pin.
The fad clock is produced from the main clock, and is used for the A-D converter.
When the WAIT instruction is executed after setting the CM02 bit of CM0 register to " 1 " (peripheral function clock turned off during wait mode), or when the microcomputer is in low power dissipation mode, the fi, fisio and fAD clocks are turned off.
The fc32 clock is produced from the sub clock, and is used for timers A and B. This clock can be used when the sub clock is on.

## Clock Output Function

During single-chip mode, the f 8 , f 32 or fc clock can be output from the CLKout pin. Use the CM01 to CM00 bits of CMO register to select.

### 2.5.3 Power Control

There are three power control modes. For convenience' sake, all modes other than wait and stop modes are referred to as normal operation mode here.

## (1) Normal Operation Mode

Normal operation mode is further classified into four modes.
In normal operation mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.
Before the clock sources for the CPU clock can be switched over, the new clock source to which switched must be oscillating stably. If the new clock source is the main clock or sub clock, allow a sufficient wait time in a program until it becomes oscillating stably.

- High-speed Mode

The main clock divided by 1 provides the CPU clock. If the sub clock is on, fc32 can be used as the count source for timers $A$ and $B$.

## - Medium-speed Mode

The main clock divided by $2,4,8$ or 16 provides the CPU clock. If the sub clock is on, fc32 can be used as the count source for timers $A$ and $B$.

## - Low-speed Mode

The sub clock provides the CPU clock. The main clock is used as the clock source for the peripheral function clock.
The fc32 clock can be used as the count source for timers A and B.

- Low Power Dissipation Mode

In this mode, the main clock is turned off after being placed in low speed mode. The sub clock provides the CPU clock. The fC32 clock can be used as the count source for timers A and B.
Simultaneously when this mode is selected, the CM06 bit of CM0 register becomes " 1 " (divided by 8 mode). In the low power dissipation mode, do not change the CM06 bit. Consequently, the medium speed (divided by 8) mode is to be selected when the main clock is operated next.

## (2) Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU (because operated by the CPU clock) and the watchdog timer. Because the main clock and sub clock, are on, the peripheral functions using these clocks keep operating.

## - Peripheral Function Clock Stop Function

If the CM02 bit is " 1 " (peripheral function clocks turned off during wait mode), the $\mathrm{f} 1, \mathrm{f} 2, \mathrm{f} 8, \mathrm{f} 32, \mathrm{f} 1 \mathrm{sIO}$, f8SIO, f32SIO and fAD clocks are turned off when in wait mode, with the power consumption reduced that much. However, fc32 remains on.

## - Entering Wait Mode

The microcomputer is placed into wait mode by executing the WAIT instruction.

## - Pin Status During Wait Mode

Table 2.5.2 lists pin status during wait mode

## - Exiting Wait Mode

The microcomputer is moved out of wait mode by a hardware reset, $\overline{\text { NMI }}$ interrupt or peripheral function interrupt.
If the microcomputer is to be moved out of exit wait mode by a hardware reset or $\overline{\mathrm{NMI}}$ interrupt, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "0002" (interrupts disabled) before executing the WAIT instruction.
The peripheral function interrupts are affected by the CM02 bit. If CM02 bit is " 0 " (peripheral function clocks not turned off during wait mode), all peripheral function interrupts can be used to exit wait mode. If CM02 bit is " 1 " (peripheral function clocks turned off during wait mode), the peripheral functions using the peripheral function clocks stop operating, so that only the peripheral functions clocked by external signals can be used to exit wait mode.

Table 2.5.2. Pin Status During Wait Mode

|  | Pin | Memory expansion mode Microprocessor mode | Single-chip mode |
| :---: | :---: | :---: | :---: |
| $\mathrm{A}_{0}$ to $\mathrm{A}_{19}, \mathrm{D}_{0}$ to $\mathrm{D}_{15}, \overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS} 3}$, BHE |  | Retains status before wait mode |  |
| RD, WR, WRL, WRH |  | "H" |  |
| HLDA, BCLK |  | "H" |  |
| ALE |  | " H " |  |
| I/O ports |  | Retains status before wait mode | Retains status before wait mode |
| CLKOUT | When fc selected |  | Does not stop |
|  | When f8, f32 selected |  | Does not stop when the CM02 bit is " 0 ". <br> When the CM02 bit is " 1 ", the status immediately prior to entering wait mode is maintained. |

Table 2.5.3. Interrupts to Exit Wait Mode

| Interrupt | CM02=0 | CM02=1 |
| :--- | :--- | :--- |
| NMI interrupt | Can be used | Can be used |
| Serial I/O interrupt | Can be used when operating <br> with internal or external clock | Can be used when operating <br> with external clock |
| key input interrupt | Can be used | Can be used |
| AD conversion <br> interrupt | Can be used in one-shot mode <br> or single sweep mode | - (Do not use) |
| Timer A interrupt <br> Timer B interrupt | Can be used in all modes | Can be used in event counter <br> mode or when the count <br> source is fC32 |
| INT interrupt | Can be used | Can be used |

Table 2.5.3 lists the interrupts to exit wait mode.
If the microcomputer is to be moved out of wait mode by a peripheral function interrupt, set up the following before executing the WAIT instruction.

1. In the ILVL2 to ILVLO bits of interrupt control register, set the interrupt priority level of the periph eral function interrupt to be used to exit wait mode.
Also, for all of the peripheral function interrupts not used to exit wait mode, set the ILVL2 to ILVLO bits to "0002" (interrupt disable).
2. Set the I flag to " 1 ".
3. Enable the peripheral function whose interrupt is to be used to exit wait mode.

In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt routine is executed.
The CPU clock turned on when exiting wait mode by a peripheral function interrupt is the same CPU clock that was on when the WAIT instruction was executed.

## (3) Stop Mode

In stop mode, all oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks. Therefore, the CPU and the peripheral functions clocked by these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to Vcc pins is Vram or more, the internal RAM is retained.
However, the peripheral functions clocked by external signals keep operating. The following interrupts can be used to exit stop mode.

- NMI interrupt
- Key interrupt
- INT interrupt
- Timer A, Timer B interrupt (when counting external pulses in event counter mode)
- Serial I/O interrupt (when external clock is seleted)

The internal oscillator circuit of expansion function (Data acquisition / humming function) stops oscillation when expansion register XTAL_VCO, PDC_VCO_ON, VPS_VCO_ON = "L".

## - Entering Stop Mode

The microcomputer is placed into stop mode by setting the CM10 bit of CM1 register to "1" (all clocks turned off). At the same time, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode) and the CM15 bit of CM10 register is set to "1" (main clock oscillator circuit drive capability high).

## - Pin Status in Stop Mode

Table 2.5.4 lists pin status during stop mode

## - Exiting Stop Mode

The microcomputer is moved out of stop mode by a hardware reset, $\overline{\text { NMI }}$ interrupt or peripheral function interrupt.
If the microcomputer is to be moved out of stop mode by a hardware reset or NMI interrupt, set the peripheral function interrupt priority ILVL2 to ILVLO bits to "0002" (interrupts disable) before setting the CM10 bit to " 1 ".
If the microcomputer is to be moved out of stop mode by a peripheral function interrupt, set up the following before setting the CM10 bit to " 1 ".

1. In the ILVL2 to ILVL0 bits of interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit stop mode.
Also, for all of the peripheral function interrupts not used to exit stop mode, set the ILVL2 to ILVL0 bits to "0002".
2. Set the I flag to " 1 ".
3. Enable the peripheral function whose interrupt is to be used to exit stop mode.

In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt service routine is executed.

Which CPU clock will be used after exiting stop mode by a peripheral function or $\overline{\text { NMI interrupt is }}$ determined by the CPU clock that was on when the microcomputer was placed into stop mode as follows:
If the CPU clock before entering stop mode was derived from the sub clock: sub clock
If the CPU clock before entering stop mode was derived from the main clock: main clock divide-by-8

Table 2.5.4. Pin Status in Stop Mode

| Pin | Memory expansion mode <br> Microprocessor mode | Single-chip mode |
| :--- | :--- | :--- |
| $A_{0}$ to $A_{19}, D_{0}$ to $D_{15}, \overline{C S 0}$ to CS3, <br> $\overline{B H E}$ | Retains status before stop mode |  |
| $\overline{\text { RD, WR, WRL, WRH }}$ | "H" |  |
| HLDA, BCLK | "H" |  |
| ALE | "H" |  |
| I/O ports | Retains status before stop mode | Retains status before stop mode |
| CLKoUT | When fc selected |  |
|  | When f8, f32 selected |  |

Figure 2.5 .8 shows the state transition from normal operation mode to stop mode and wait mode. Figure 2.5.9 shows the state transition in normal operation mode.


Figure 2.5.8. State Transition to Stop Mode and Wait Mode


Figure 2.5.9. State Transition in Normal Mode

### 2.5.4 System Clock Protective Function

When the main clock is selected for the CPU clock source, this function disables the clock against modifications in order to prevent the CPU clock from becoming halted by run-away.
If the PM21 bit of PM2 register is set to "1" (clock modification disabled), the following bits are protected against writes:

- CM02, CM05, and CM07 bits in CM0 register
- CM10, CM11 bits in CM1 register

Before the system clock protective function can be used, the following register settings must be made while the CM05 bit of CM0 register is " 0 " (main clock oscillating) and CM07 bit is " 0 " (main clock selected for the CPU clock source):
(1) Set the PRC1 bit of PRCR register to "1" (enable writes to PM2 register).
(2) Set the PM21 bit of PM2 register to "1" (disable clock modification).
(3) Set the PRC1 bit of PRCR register to "0" (disable writes to PM2 register).

Do not execute the WAIT instruction when the PM21 bit is " 1 ".

### 2.6 Protection

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily. Figure 2.6.1 shows the PRCR register. The following lists the registers protected by the PRCR register.

- Registers protected by PRC0 bit: CM0, CM1 and PCLKR registers
- Registers protected by PRC1 bit: PM0, PM1 and PM2 registers
- Registers protected by PRC2 bit: PD9, S3C and S4C registers

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be cleared to " 0 " (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to " 1 ". Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction. The PRC0 and PRC1 bits are not automatically cleared to " 0 " by writing to any address. They can only be cleared in a program.


Figure 2.6.1. PRCR Register

### 2.7 Interrupts

### 2.7.1 Type of Interrupts

Figure 2.7.1 shows types of interrupts.

| $\left\{\begin{array}{l} \text { Software } \\ \text { (Non-maskable interrupt) } \end{array}\right.$ | Undefined instruction (UND instruction) Overflow (INTO instruction) <br> BRK instruction <br> INT instruction |
| :---: | :---: |
|  | NMI <br> $\overline{\text { DBC }}$ (Note 2) <br> Watchdog timer <br> Single step (Note 2) <br> Address match |

Note 1: Peripheral function interrupts are generated by the microcomputer's internal functions.
Note 2: Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Figure 2.7.1. Interrupts

- Maskable Interrupt: An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority can be changed by priority level.
- Non-maskable Interrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority cannot be changed by priority level.


### 2.7.2 Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

## - Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

## - Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag set to "1" (the operation resulted in an overflow). The following are instructions whose O flag changes by arithmetic: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

## - BRK Interrupt

A BRK interrupt occurs when executing the BRK instruction.

- INT Instruction Interrupt

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt Nos. 0 to 63 can be specified for the INT instruction. Because software interrupt Nos. 4 to 31 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.
In software interrupt Nos. 0 to 31, the $U$ flag is saved to the stack during instruction execution and is cleared to " 0 " (ISP selected) before executing an interrupt sequence. The $U$ flag is restored from the stack when returning from the interrupt routine. In software interrupt Nos. 32 to 63 , the $U$ flag does not change state during instruction execution, and the SP then selected is used.

### 2.7.3 Hardware Interrupts

Hardware interrupts are classified into two types - special interrupts and peripheral function interrupts.

## (1) Special Interrupts

Special interrupts are non-maskable interrupts.

## - NMI Interrupt

An $\overline{\mathrm{NMI}}$ interrupt is generated when input on the $\overline{\mathrm{NMI}}$ pin changes state from high to low. For details about the $\overline{\text { NMI }}$ interrupt, refer to the section "NMI interrupt".

## - DBC Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

## - Watchdog Timer Interrupt

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to the section "watchdog timer".

- Single-step Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

- Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMAD0 to RMAD3 register that corresponds to one of the AIER register's AIER0 or AIER1 bit or the AIER2 register's AIER20 or AIER21 bit which is "1" (address match interrupt enabled). For details about the address match interrupt, refer to the section "address match interrupt".

## (2) Peripheral Function Interrupts

Peripheral function interrupts are maskable interrupts and generated by the microcomputer's internal functions. The interrupt sources for peripheral function interrupts are listed in Table 2.7.2. For details about the peripheral functions, refer to the description of each peripheral function in this manual.

### 2.7.4 Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 2.7 .2 shows the interrupt vector.


Figure 2.7.2. Interrupt Vector

## - Fixed Vector Tables

The fixed vector tables are allocated to the addresses from FFFDC16 to FFFFF16. Table 2.7.1 lists the fixed vector tables. In the flash memory version of microcomputer, the vector addresses ( H ) of fixed vectors are used by the ID code check function. For details, refer to the section "flash memory rewrite disabling function".

Table 2.7.1. Fixed Vector Tables

| Interrupt source | Vector table addresses <br> Address (L) to address (H) | Remarks | Reference |
| :--- | :--- | :--- | :--- |
| Undefined instruction | FFFDC16 to FFFDF16 | Interrupt on UND instruction | M16C/60, M16C/20 <br> series software |
| Overflow | FFFE016 to FFFE316 | Interrupt on INTO instruction | (he contents of address |
| maual |  |  |  |
| BRK instruction | FFFE416 to FFFE716 | If the conts <br> FFFE716 is FFF16, program ex- <br> ecution starts from the address <br> shown by the vector in the <br> relocatable vector table. |  |
| Address match | FFFE816 to FFFEB16 |  | Address match interrupt |
| Single step (Note) | FFFEC16 to FFFEF16 |  |  |
| Watchdog timer | FFFF016 to FFFF316 |  | Watchdog timer |
| $\overline{\text { DBC } \text { (Note) }}$ | FFFF416 to FFFF716 |  |  |
| $\overline{\text { NMI }}$ | FFFF816 to FFFFB16 |  | $\overline{\text { NMI interrupt }}$ |
| Reset | FFFFC16 to FFFFF16 |  | Reset |

Note: Do not normally use this interrupt because it is provided exclusively for use by development support tools.

## - Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a reloacatable vector table area. Table 2.7.2 lists the relocatable vector tables. Setting an even address in the INTB register results in the interrupt sequence being executed faster than in the case of odd addresses.

Table 2.7.2. Relocatable Vector Tables

| Interrupt source | Vector address (Note 1) Address (L) to address (H) | Software interrupt number | Reference |
| :---: | :---: | :---: | :---: |
| BRK instruction (Note 5) | +0 to +3 (000016 to 000316) | 0 | M16C/60, M16C/20 <br> series software manual |
| - (Reserved) |  | 1 to 3 |  |
| INT3 | +16 to +19 (001016 to 001316) | 4 | INT interrupt |
| Timer B5/SLICE ON (Note 7) | +20 to +23 (001416 to 001716) | 5 | Timer |
| Timer B4/Remote control, UART1 bus collision detect (Note 4/Note 6/Note 7) | +24 to +27 (001816 to 001B16) | 6 | Timer Serial I/O |
| Timer B3/HINT, UART0 bus collision detect (Note 4/Note 6/Note 7) | +28 to +31 (001C16 to 001F16) | 7 |  |
| SI/O4, INT5 (Note 2) | +32 to +35 (002016 to 002316) | 8 | INT interrupt Serial I/O |
| SI/O3, INT4 (Note 2) | +36 to +39 (002416 to 002716) | 9 |  |
| UART 2 bus collision detection | +40 to +43 (002816 to 002B16) | 10 | Serial I/O |
| DMAO | +44 to +47 (002C16 to 002F16) | 11 | DMAC |
| DMA1 | +48 to +51 (003016 to 003316) | 12 |  |
| Key input interrupt | +52 to +55 (003416 to 003716) | 13 | Key input interrupt |
| A-D | +56 to +59 (003816 to 003B16) | 14 | A-D convertor |
| UART2 transmit, NACK2 (Note 3) | +60 to +63 (003C16 to 003F16) | 15 | Serial I/O |
| UART2 receive, ACK2 (Note 3) | +64 to +67 (004016 to 004316) | 16 |  |
| UART0 transmit, NACKO(Note 3) | +68 to +71 (004416 to 004716) | 17 |  |
| UART0 receive, ACKO (Note 3) | +72 to +75 (004816 to 004B16) | 18 |  |
| UART1 transmit, NACK1(Note 3) | +76 to +79 (004C16 to 004F16) | 19 |  |
| UART1 receive, ACK1 (Note 3) | +80 to +83 (005016 to 005316) | 20 |  |
| Timer A0 | +84 to +87 (005416 to 005716) | 21 | Timer |
| Timer A1 | +88 to +91 (005816 to 005B16) | 22 |  |
| Timer A2 | +92 to +95 (005C16 to 005F16) | 23 |  |
| Timer A3 | +96 to +99 (006016 to 006316) | 24 |  |
| Timer A4 | +100 to +103 (006416 to 006716) | 25 |  |
| Timer B0 | +104 to +107 (006816 to 006B16) | 26 |  |
| Timer B1 | +108 to +111 (006C16 to 006F16) | 27 |  |
| Timer B2 | +112 to +115 (007016 to 007316) | 28 |  |
| $\overline{\text { INTO }}$ | +116 to +119 (007416 to 007716) | 29 | INT interrupt |
| INT1 | +120 to +123 (007816 to 007B16) | 30 |  |
| $\overline{\text { INT2 }}$ | +124 to +127 (007C16 to 007F16) | 31 |  |
| Software interrupt (Note 5) | $\begin{gathered} +128 \text { to }+131(008016 \text { to } 008316) \\ \text { to } \\ +252 \text { to }+255(00 F C 16 \text { to } 00 \mathrm{FF} 16) \end{gathered}$ | $\begin{aligned} & 32 \\ & \text { to } \\ & 63 \end{aligned}$ | M16C/60, M16C/20 <br> series software manual |

Note 1: Address relative to address in INTB
Note 2: Use the IFSR register's IFSR6 and IFSR7 bits to select.
Note 3: During ${ }^{2}{ }^{2} \mathrm{C}$ mode, NACK and ACK interrupts comprise the interrupt source.
Note 4: Use the IFSR2A register's IFSR26 and IFSR27 bits to select.
Note 5: These interrupts cannot be disabled using the I flag.
Note 6: Bus collision detection : During IE mode, this bus collision detection constitutes the cause of an interrupt.
During ${ }^{2} \mathrm{C}$ mode, however, a start condition or a stop condition detection constitutes the cause of an interrupt.
Note 7: When use SLICEON, remote control, and HINT interruption, refer to address 3616 expansion register of "2.14 Expansion Function."

### 2.7.5 Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to nonmaskable interrupts.
Use the FLG register's I flag, IPL, and each interrupt control register's ILVL2 to ILVL0 bits to enable/ disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.
Figure 2.7.3 shows the interrupt control registers.

Interrupt control register (Note 2)

|  | S TB5IC TB4IC/ TB3IC/ BCNIC DMOIC KUPIC ADIC SOTIC SORIC TAOIC TBOIC | mbol <br> 1BCNIC (Note 3) OBCNIC (Note 3) <br> DM1IC <br> S2TIC <br> S2RIC <br> TA4IC <br> TB2IC | Address 16 16 16 16 $16,004 \mathrm{C}_{16}$ 16 16 $16,005316,004 \mathrm{~F}_{16}$ $16,0054_{16}, 005016$ 16 to $0059_{16}$ 16 to $005 \mathrm{C}_{16}$ | After reset XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | Bit name | Fun |  | RW |
|  | ILVLO | Interrupt priority level select bit | $\begin{aligned} & \text { b2 b1 bo } \\ & 0 \\ & 0 \end{aligned} 00 \text { : Level } 0$ $001 \text { : Level } 1$ | rupt disabled) | RW |
|  | ILVL1 |  | 010 : Level 2 <br> 011 : Level 3 <br> 100 : Level 4 |  | RW |
|  | ILVL2 |  | 110 : Level 6 <br> 111 : Level 7 |  | RW |
|  | IR | Interrupt request bit | 0 : Interrupt not <br> 1: Interrupt requ | uested <br> ed | RW <br> (Note 1) |
|  | $\overline{(b 7-b 4)}$ | No functions are ass When writing to thes when read are indet | write " 0 ". The val ate. | in these bits | - |

Note 1: This bit can only be reset by writing "0" (Do not write "1").
Note 2: To rewrite the interrupt control registers, do so at a point that does not generate the interrupt request for that register. For details, see the precautions for interrupts.
Note 3: Use the IFSR2A register to select.


Note 1: This bit can only be reset by writing "0" (Do not write "1").
Note 2: To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. For details, see the precautions for interrupts.
Note 3: If the IFSR register's IFSRi bit ( $\mathrm{i}=0$ to 5 ) is "1" (both edges), set the INTiIC register's POL bit to " 0 "(falling edge).
Note 4: During memory expansion and microprocessor modes, set the INT3IC register's ILVL2 to ILVL0 bits to '0002' (interrupt disabled).
Note 5: Set the S3IC or S4IC register's POL bit to "0" (falling edge) when the IFSR register's IFSR6 bit = 0 (SI/O3 selected) or IFSR7 bit $=0$ (SI/O4 selected), respectively.

Figure 2.7.3. Interrupt Control Registers

## I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to "1" (= enabled) enables the maskable interrupt. Setting the I flag to " 0 " (= disabled) disables all maskable interrupts.

## IR Bit

The IR bit is set to " 1 " (= interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is cleared to "0" (= interrupt not requested).
The IR bit can be cleared to " 0 " in a program. Note that do not write " 1 " to this bit.

## ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using the ILVL2 to ILVLO bits.
Table 2.7.3 shows the settings of interrupt priority levels and Table 2.7.4 shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

$$
\begin{aligned}
& \cdot \text { I flag = "1" } \\
& \cdot \text { IR bit = "1" } \\
& \cdot \text { interrupt priority level }>\text { IPL }
\end{aligned}
$$

The I flag, IR bit, ILVL2 to ILVL0 bits and IPL are independent of each other. In no case do they affect one another.

Table 2.7.3. Settings of Interrupt Priority Levels

| ILVL2 to ILVL0 bits | Interrupt priority level | Priority order |
| :---: | :---: | :---: |
| 0002 | Level 0 (interrupt disabled) | - |
| 0012 | Level 1 | Low |
| 0102 | Level 2 |  |
| 0112 | Level 3 |  |
| 1002 | Level 4 |  |
| 1012 | Level 5 |  |
| 1102 | Level 6 |  |
| 1112 | Level 7 | High |

Table 2.7.4. Interrupt Priority Levels Enabled by IPL

| IPL | Enabled interrupt priority levels |
| :---: | :---: |
| 0002 | Interrupt levels 1 and above are enabled |
| 0012 | Interrupt levels 2 and above are enabled |
| 0102 | Interrupt levels 3 and above are enabled |
| 0112 | Interrupt levels 4 and above are enabled |
| 1002 | Interrupt levels 5 and above are enabled |
| 1012 | Interrupt levels 6 and above are enabled |
| 1102 | Interrupt levels 7 and above are enabled |
| 1112 | All maskable interrupts are disabled |

### 2.7.6 Interrupt Sequence

An interrupt sequence - what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed - is described here.
If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.
The CPU behavior during the interrupt sequence is described below. Figure 2.7.4 shows time required for executing the interrupt sequence.
(1) The CPU gets interrupt information (interrupt number and interrupt request priority level) by reading the address 0000016. Then it clears the IR bit for the corresponding interrupt to "0" (interrupt not requested).
(2) The FLG register immediately before entering the interrupt sequence is saved to the CPU's internal temporary register ${ }^{(N o t e ~ 1)}$.
(3) The I, D and U flags in the FLG register become as follows:

The I flag is cleared to " 0 " (interrupts disabled).
The D flag is cleared to " 0 " (single-step interrupt disabled).
The $U$ flag is cleared to " 0 " (ISP selected).
However, the U flag does not change state if an INT instruction for software interrupt Nos. 32 to 63 is executed.
(4) The CPU's internal temporary register (Note 1) is saved to the stack.
(5) The PC is saved to the stack.
(6) The interrupt priority level of the accepted interrupt is set in the IPL.
(7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, the processor resumes executing instructions from the start address of the interrupt routine.

Note: This register cannot be used by user.


Note 1 : The indeterminate state depends on the instruction queue buffer. A read cycle occurs when the instruction queue buffer is ready to accept instructions.
Note 2 : The WR signal timing shown here is for the case where the stack is located in the internal RAM.
Figure 2.7.4. Time Required for Executing Interrupt Sequence

## Interrupt Response Time

Figure 2.7.5 shows the interrupt response time. The interrupt response or interrupt acknowledge time denotes a time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of a time from when an interrupt request is generated till when the instruction then executing is completed ((a) in Figure 2.7.5) and a time during which the interrupt sequence is executed ((b) in Figure 2.7.5).


Figure 2.7.5. Interrupt response time

## Variation of IPL when Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.
When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 2.7.5 is set in the IPL. Shown in Table 2.7.5 are the IPL values of software and special interrupts when they are accepted.

Table 2.7.5. IPL Level That is Set to IPL When A Software or Special Interrupt Is Accepted

| Interrupt sources | Level that is set to IPL |
| :--- | :---: |
| Watchdog timer, $\overline{\mathrm{NMI}}$ | 7 |
| Software, address match, $\overline{\mathrm{DBC}}$, single-step | Not changed |

## Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.
At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits of the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits of the PC are saved. Figure 2.7.6 shows the stack status before and after an interrupt request is accepted.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.


Figure 2.7.6. Stack StatusBefore and After Acceptance of Interrupt Request

The operation of saving registers carried out in the interrupt sequence is dependent on whether the $\mathrm{SP}{ }^{(N o t e)}$, at the time of acceptance of an interrupt request, is even or odd. If the stack pointer (Note) is even, the FLG register and the PC are saved, 16 bits at a time. If odd, they are saved in two steps, 8 bits at a time. Figure 2.7.7 shows the operation of the saving registers.

Note: When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the $U$ flag. Otherwise, it is the ISP.


Figure 2.7.7. Operation of Saving Register

## Returning from an Interrupt Routine

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine. Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.
Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

## Interrupt Priority

If two or more interrupt requests are generated while executing one instruction, the interrupt request that has the highest priority is accepted.
For maskable interrupts (peripheral functions), any desired priority level can be selected using the ILVL2 to ILVLO bits. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.
The watchdog timer and other special interrupts have their priority levels set in hardware. Figure 2.7.8 shows the priorities of hardware interrupts.
Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.

| Reset |  |
| :---: | :---: |
| $\overline{\mathrm{NMI}}$ |  |
| $\overline{\mathrm{DBC}}$ |  |
| Watchdog timer |  |
| Peripheral function |  |
| Single step |  |
| Address match |  |

Figure 2.7.8. Hardware Interrupt Priority

## Interrupt Priority Resolution Circuit

The interrupt priority resolution circuit is used to select the interrupt with the highest priority among those requested.

Figure 2.7.9 shows the circuit that judges the interrupt priority level.


Figure 2.7.9. Interrupts Priority Select Circuit

### 2.7.7 INT Interrupt

INTi interrupt ( $\mathrm{i}=0$ to 5 ) is triggered by the edges of external inputs. The edge polarity is selected using the IFSR register's IFSRi bit.
INT4 and INT5 share the interrupt vector and interrupt control register with SI/O3 and SI/O4, respectively. To use the INT4 interrupt, set the IFSR register's IFSR6 bit to "1" (= INT4). To use the INT5 interrupt, set the IFSR register's IFSR7 bit to "1" (= INT5).
After modifying the IFSR6 or IFSR7 bit, clear the corresponding IR bit to "0" (= interrupt not requested) before enabling the interrupt.
Figure 2.7.10 shows the IFSR and IFSR2A registers.

Interrupt request cause select register


Note 1: When setting this bit to "1" (= both edges), make sure the INTOIC to INT5IC register's POL bit is set to " 0 " (= falling edge).
Note 2: During memory expansion and microprocessor modes, set this bit to "0" (= SI/O3, SI/O4)
Note 3: When setting this bit to "0" (= SI/O3, SI/O4), make sure the S3IC and S4IC registers' POL bit is set to " 0 " (= falling edge).

Interrupt request cause select register 2


Note 1: Timer B3/HINT and UART0 bus collision detection share the vector and interrupt control register. When using the timer B3/HINT interrupt, clear the IFSR26 bit to " 0 " (timer B3/HINT). When using UART0 bus collision detection, set the IFSR26 bit to "1"
Note 2: Timer B4/Remote control and UART1 bus collision detection share the vector and interrupt control register. When using the timer B4/Remote control interrupt, clear the IFSR27 bit to "0" (timer B4/Remote control). When using UART1 bus collision detection, set the IFSR27 bit to " 1 ".

Figure 2.7.10. IFSR Register and IFSR2A Register

### 2.7.8 NMI Interrupt

An $\overline{\mathrm{NMI}}$ interrupt is generated when input on the $\overline{\mathrm{NMI}}$ pin changes state from high to low. The $\overline{\mathrm{NMI}}$ interrupt is a non-maskable interrupt.
The input level of this NMI interrupt input pin can be read by accessing the P8 register's P8_5 bit.
This pin cannot be used as an input port.

### 2.7.9 Key Input Interrupt

Of P104 to P107, a key input interrupt is generated when input on any of the P104 to P107 pins which has had the PD10 register's PD10_4 to PD10_7 bits set to "0" (= input) goes low. Key input interrupts can be used as a key-on wakeup function, the function which gets the microcomputer out of wait or stop mode. However, if you intend to use the key input interrupt, do not use P104 to P107 as analog input ports. Figure 2.7.11 shows the block diagram of the key input interrupt. Note, however, that while input on any pin which has had the PD10_4 to PD10_7 bits set to " 0 " (= input mode) is pulled low, inputs on all other pins of the port are not detected as interrupts.


Figure 2.7.11. Key Input Interrupt

### 2.7.10 Address Match Interrupt

An address match interrupt request is generated immediately before executing the instruction at the address indicated by the RMADi register ( $\mathrm{i}=0$ to 3 ). Set the start address of any instruction in the RMADi register. Use the AIER register's AIER0 and AIER1 bits and the AIER2 register's AIER20 and AIER21 bits to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL. For address match interrupts, the value of the PC that is saved to the stack area varies depending on the instruction being executed (refer to "Saving Registers").
(The value of the PC that is saved to the stack area is not the correct return address.) Therefore, follow one of the methods described below to return from the address match interrupt.

- Rewrite the content of the stack and then use the REIT instruction to return.
- Restore the stack to its previous state before the interrupt request was accepted by using the POP or similar other instruction and then use a jump instruction to return.
Table 2.7.6 shows the value of the PC that is saved to the stack area when an address match interrupt request is accepted.
Note that when using the external bus in 8 bits width, no address match interrupts can be used for external areas.
Figure 2.7.13 shows the AIER, AIER2, and RMAD0 to RMAD3 registers.

Table 2.7.6. Instruction Just Before Execution and Address Stored in Stack When There Occurs Interrupts


Value of the PC that is saved to the stack area : Refer to "Saving Registers".

Table 2.7.7. Relationship Between Address Match Interrupt Sources and Associated Registers

| Address match interrupt sources | Address match interrupt enable bit | Address match interrupt register |
| :--- | :--- | :--- |
| Address match interrupt 0 | AlER0 | RMAD0 |
| Address match interrupt 1 | AIER1 | RMAD1 |
| Address match interrupt 2 | AIER20 | RMAD2 |
| Address match interrupt 3 | AIER21 | RMAD3 |



Figure 2.7.12. AIER Register, AIER2 Register and RMAD0 to RMAD3 Registers

### 2.8 Watchdog Timer

The watchdog timer is the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer contains a 15 -bit counter which counts down the clock derived by dividing the CPU clock using the prescaler. Whether to generate a watchdog timer interrupt request or apply a watchdog timer reset as an operation to be performed when the watchdog timer underflows after reaching the terminal count can be selected using the PM12 bit of PM1 register. The PM12 bit can only be set to " 1 " (reset). Once this bit is set to " 1 ", it cannot be set to " 0 " (watchdog timer interrupt) in a program.
Refer to "Watchdog Timer Reset" for the details of watchdog timer reset.
When the main clock is selected for CPU clock, the divide-by-N value for the prescaler can be chosen to be 16 or 128 using the WDC7 bit of WDC register. If a sub-clock is selected for CPU clock, the divide-byN value for the prescaler is always 2 no matter how the WDC7 bit is set. The period of watchdog timer can be calculated as given below. The period of watchdog timer is, however, subject to an error due to the prescaler.

With main clock chosen for CPU clock
Prescaler dividing (16 or 128) X Watchdog timer count (32768)
Watchdog timer period $=\quad$ CPU clock

With sub-clock chosen for CPU clock
Watchdog timer period $=\quad \frac{\text { Prescaler dividing (2) } \mathrm{X} \text { Watchdog timer count (32768) }}{\text { CPU clock }}$
For example, when CPU clock $=10 \mathrm{MHz}$ and the divide-by-N value for the prescaler= 16 , the watchdog timer period is approx. 52.4 ms .

The watchdog timer is initialized by writing to the WDTS register. The prescaler is initialized after reset. Note that the watchdog timer and the prescaler both are inactive after reset, so that the watchdog timer is activated to start counting by writing to the WDTS register.
In stop mode, wait mode and hold state, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.
Figure 2.8.1 shows the block diagram of the watchdog timer. Figure 2.8 .2 shows the watchdog timerrelated registers.


Figure 2.8.1. Watchdog Timer Block Diagram

Watchdog timer control register


Note 1: The WDC5 bit is always " 1 " (warm start) no matter how it is set by writing a " 0 " or " 1 ".
Note 2: The WDC5 bit is " 0 " (cold start) immediately after power-on. It can only be set to " 1 " in a program.

## Watchdog timer start register (Note)



Note : Write to the WDTS register after the watchdog timer interrupt occurs.
Figure 2.8.2. WDC Register and WDTS Register

### 2.9 DMAC

The DMAC (Direct Memory Access Controller) allows data to be transferred without the CPU intervention. Two DMAC channels are included. Each time a DMA request occurs, the DMAC transfers one (8 or 16 -bit) data from the source address to the destination address. The DMAC uses the same data bus as used by the CPU. Because the DMAC has higher priority of bus control than the CPU and because it makes use of a cycle steal method, it can transfer one word ( 16 bits) or one byte ( 8 bits ) of data within a very short time after a DMA request is generated. Figure 2.9.1 shows the block diagram of the DMAC. Table 2.9.1 shows the DMAC specifications. Figures 2.9.2 to 2.9.4 show the DMAC-related registers.


Figure 2.9.1. DMAC Block Diagram

A DMA request is generated by a write to the DMiSL register ( $\mathrm{i}=0$ to 1 )'s DSR bit, as well as by an interrupt request which is generated by any function specified by the DMiSL register's DMS and DSEL3 to DSEL0 bits. However, unlike in the case of interrupt requests, DMA requests are not affected by the I flag and the interrupt control register, so that even when interrupt requests are disabled and no interrupt request can be accepted, DMA requests are always accepted. Furthermore, because the DMAC does not affect interrupts, the interrupt control register's IR bit does not change state due to a DMA transfer.
A data transfer is initiated each time a DMA request is generated when the DMiCON register's DMAE bit = "1" (DMA enabled). However, if the cycle in which a DMA request is generated is faster than the DMA transfer cycle, the number of transfer requests generated and the number of times data is transferred may not match. For details, refer to "DMA Requests".

Table 2.9.1. DMAC Specifications

| Item | Specification |
| :--- | :--- |
| No. of channels | 2 (cycle steal method) |
| Transfer memory space | - From any address in the 1M bytes space to a fixed address <br> - From a fixed address to any address in the 1M bytes space <br> - From a fixed address to a fixed address |
| Maximum No. of bytes transferred | 128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers) |
| DMA request factors <br> (Note 1, Note 2) | Falling edge of INT0 or INT1 <br> Both edge of INT0 or INT1 <br> Timer A0 to timer A4 interrupt requests <br> Timer B0 to timer B5 interrupt requests <br> UART0 transfer, UART0 reception interrupt requests <br> UART1 transfer, UART1 reception interrupt requests <br> UART2 transfer, UART2 reception interrupt requests <br> SI/O3, SI/O4 interrpt requests |
| Channel priority | A-D conversion interrupt requests <br> Software triggers |
| Transfer unit | DMA0 > DMA1 (DMA0 takes precedence) |

Notes:

1. DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the I flag nor by the interrupt control register.
2. The selectable causes of DMA requests differ with each channel.
3. Make sure that no DMAC-related registers (addresses 002016 to 003F16) are accessed by the DMAC.

DMAO request cause select register


Note: The causes of DMAO requests can be selected by a combination of DMS bit and DSEL3 to DSELO bits in the manner described below.

| DSEL3 to DSELO | DMS $=0$ (basic cause of request) | DMS=1 (extended cause of request) |
| :--- | :--- | :--- |
| 00002 | Fallig edge of INT0 pin | - |
| 00012 | Software trigger | - |
| 00102 | Timer A0 | - |
| 00112 | Timer A1 | - |
| 01002 | Timer A2 | - |
| 01012 | Timer A3 | - |
| 01102 | Timer A4 | Two edges of INT0 pin |
| 01112 | Timer B0 | Timer B3 |
| 10002 | Timer B1 | Timer B4 |
| 10012 | Timer B2 | Timer B5 |
| 10102 | UART0 transmit | - |
| 10112 | UART0 receive | - |
| 11002 | UART2 transmit | - |
| 11012 | UART2 receive | - |
| 11102 | A-D conversion | - |
| 11112 | UART1 transmit |  |

Note 2: In VINTi, INTTMTi, and HINTi ( $\mathrm{i}=0-3$ ) of address 3616 expansion register of expansion function, when use
them by the following setup, DMA request cause extension select bit = "1" (extended cause of request) cannot be used.

- VINTi=10112
- INTRMTi=10102
- HINTi=10012
( $\mathrm{i}=0$ to 3 )

Figure 2.9.2. DMOSL Register

DMA1 request cause select register


Note: The causes of DMA1 requests can be selected by a combination of DMS bit and DSEL3 to DSEL0 bits in the manner described below

| manner described below. |  |  |
| :--- | :--- | :--- |
| DSEL3 to DSELO | DMS $=0$ (basic cause of request) | DMS=1(extended cause of request) |
| 00002 | Falling edge of INT1 pin | - |
| 00012 | Software trigger | - |
| 00102 | Timer A0 | - |
| 00112 | Timer A1 | - |
| 01002 | Timer A2 | - |
| 01012 | Timer A3 | SI/O3 |
| 01102 | Timer A4 | SI/O4 |
| 01112 | Timer B0 | Two edges of INT1 |
| 10002 | Timer B1 | - |
| 10012 | Timer B2 | - |
| 10102 | UART0 transmit | - |
| 10112 | UART0 receive/ACK0 | - |
| 11002 | UART2 transmit | - |
| 11012 | UART2 receive/ACK2 | - |
| 11102 | A-D conversion | - |
| 11112 | UART1 receive/ACK1 | - |

DMAi control register $(i=0,1)$


Note 1: The DMAS bit can be set to " 0 " by writing " 0 " in a program (This bit remains unchanged even if " 1 " is written).
Note 2: At least one of the DAD and DSD bits must be " 0 " (address direction fixed)
Figure 2.9.3. DM1SL Register, DM0CON Register, and DM1CON Registers

DMAi source pointer $(\mathrm{i}=0,1)$ (Note)


Note: If the DSD bit of DMiCON register is " 0 " (fixed), this register can only be written to when the DMAE bit of DMiCON register is " 0 " (DMA disabled).
If the DSD bit is " 1 " (forward direction), this register can be written to at any time.
If the DSD bit is " 1 " and the DMAE bit is " 1 " (DMA enabled), the DMAi forward address pointer can be read from this register. Otherwise, the value written to it can be read.

DMAi destination pointer $(i=0,1)$ (Note)


Note: If the DAD bit of DMiCON register is " 0 " (fixed), this register can only be written to when the DMAE bit of DMiCON register is " 0 "(DMA disabled).
If the DAD bit is " 1 " (forward direction), this register can be written to at any time.
If the DAD bit is " 1 " and the DMAE bit is " 1 " (DMA enabled), the DMAi forward address pointer can be read from this register. Otherwise, the value written to it can be read.

DMAi transfer counter ( $\mathrm{i}=0,1$ )


Figure 2.9.4. SAR0, SAR1, DAR0, DAR1, TCR0, and TCR1 Registers

### 2.9.1 Transfer Cycles

The transfer cycle consists of a memory or SFR read (source read) bus cycle and a write (destination write) bus cycle. The number of read and write bus cycles is affected by the source and destination addresses of transfer. During memory extension and microprocessor modes, it is also affected by the BYTE pin level. Furthermore, the bus cycle itself is extended by a software wait or RDY signal.

## (a) Effect of Source and Destination Addresses

If the transfer unit and data bus both are 16 bits and the source address of transfer begins with an odd address, the source read cycle consists of one more bus cycle than when the source address of transfer begins with an even address.
Similarly, if the transfer unit and data bus both are 16 bits and the destination address of transfer begins with an odd address, the destination write cycle consists of one more bus cycle than when the destination address of transfer begins with an even address.

## (b) Effect of BYTE Pin Level

During memory extension and microprocessor modes, if 16 bits of data are to be transferred on an 8bit data bus (input on the BYTE pin = high), the operation is accomplished by transferring 8 bits of data twice. Therefore, this operation requires two bus cycles to read data and two bus cycles to write data. Furthermore, if the DMAC is to access the internal area (internal ROM, internal RAM, or SFR), unlike in the case of the CPU, the DMAC does it through the data bus width selected by the BYTE pin.

## (c) Effect of Software Wait

For memory or SFR accesses in which one or more software wait states are inserted, the number of bus cycles required for that access increases by an amount equal to software wait states.
(d) Effect of $\overline{\text { RDY Signal }}$

During memory extension and microprocessor modes, DMA transfers to and from an external area are affected by the $\overline{\mathrm{RDY}}$ signal. Refer to "RDY signal".

Figure 2.9.5 shows the example of the cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating transfer cycles, take into consideration each condition for the source read and the destination write cycle, respectively. For example, when data is transferred in 16 bit units using an 8 -bit bus ((2) in Figure 2.9.5), two source read bus cycles and two destination write bus cycles are required.
(1) When the transfer unit is 8 or 16 bits and the source of transfer is an even address

(2) When the transfer unit is 16 bits and the source address of transfer is an odd address, or when the transfer unit is 16 bits and an 8 -bit bus is used

(3) When the source read cycle under condition (1) has one wait state inserted

(4) When the source read cycle under condition (2) has one wait state inserted


Note: The same timing changes occur with the respective conditions at the destination as at the source.

## Figure 2.9.5. Transfer Cycles for Source Read

### 2.9.2 DMA Transfer Cycles

Any combination of even or odd transfer read and write addresses is possible. Table 2.9.2 shows the number of DMA transfer cycles. Table 2.9.3 shows the Coefficient j, k.
The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit $=$ No. of read cycles $\times j+$ No. of write cycles $\times k$
Table 2.9.2. DMA Transfer Cycles

| Transfer unit | Bus width | Access address | Single-chip mode |  | Memory expansion modeMicroprocessor mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | No. of read cycles | No. of write cycles | No. of read cycles | No. of write cycles |
| 8-bit transfers(DMBIT= "1") | 16-bit | Even | 1 | 1 | 1 | 1 |
|  | (BYTE= "L") | Odd | 1 | 1 | 1 | 1 |
|  | 8-bit | Even | - | - | 1 | 1 |
|  | (BYTE = "H") | Odd | - | - | 1 | 1 |
| 16-bit transfers (DMBIT= "0") | 16-bit | Even | 1 | 1 | 1 | 1 |
|  | (BYTE = "L") | Odd | 2 | 2 | 2 | 2 |
|  | 8-bit | Even | - | - | 2 | 2 |
|  | (BYTE = "H") | Odd | - | - | 2 | 2 |

Table 2.9.3. Coefficient j, k

|  | Internal area |  |  | External area |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal ROM, RAM |  | SFR | Separate bus |  |  |  | Multiplex bus |  |  |
|  | No wait | With wait |  | No wait | With wait ${ }^{1}$ |  |  | With wait ${ }^{1}$ |  |  |
|  |  |  |  |  | 1 wait | 2 waits | 3 waits | 1wait | 2 waits | 3 waits |
| j | 1 | 2 | 2 | 1 | 2 | 3 | 4 | 3 | 3 | 4 |
| k | 1 | 2 | 2 | 2 | 2 | 3 | 4 | 3 | 3 | 4 |

Notes:

1. Depends on the set value of CSE register.

### 2.9.3 DMA Enable

When a data transfer starts after setting the DMAE bit in DMiCON register ( $\mathrm{i}=0,1$ ) to " 1 " (enabled), the DMAC operates as follows:
(1) Reload the forward address pointer with the SARi register value when the DSD bit in DMiCON register is " 1 " (forward) or the DARi register value when the DAD bit of DMiCON register is " 1 " (forward).
(2) Reload the DMAi transfer counter with the DMAi transfer counter reload register value.

If the DMAE bit is set to " 1 " again while it remains set, the DMAC performs the above operation. However, if a DMA request may occur simultaneously when the DMAE bit is being written, follow the steps below. Step 1: Write " 1 " to the DMAE bit and DMAS bit in DMiCON register simultaneously.
Step 2: Make sure that the DMAi is in an initial state as described above (1) and (2) in a program. If the DMAi is not in an initial state, the above steps should be repeated.

### 2.9.4 DMA Request

The DMAC can generate a DMA request as triggered by the cause of request that is selected with the DMS and DSEL3 to DSELO bits of DMiSL register ( $\mathrm{i}=0,1$ ) on either channel. Table 2.9.4 shows the timing at which the DMAS bit changes state.
Whenever a DMA request is generated, the DMAS bit is set to " 1 " (DMA requested) regardless of whether or not the DMAE bit is set. If the DMAE bit was set to " 1 " (enabled) when this occurred, the DMAS bit is set to " 0 " (DMA not requested) immediately before a data transfer starts. This bit cannot be set to " 1 " in a program (it can only be set to " 0 ").
The DMAS bit may be set to "1" when the DMS or the DSEL3 to DSELO bits change state. Therefore, always be sure to set the DMAS bit to " 0 " after changing the DMS or the DSEL3 to DSELO bits.
Because if the DMAE bit is " 1 ", a data transfer starts immediately after a DMA request is generated, the DMAS bit in almost all cases is " 0 " when read in a program. Read the DMAE bit to determine whether the DMAC is enabled.

Table 2.9.4. Timing at Which the DMAS Bit Changes State

| DMA factor | DMAS bit of the DMiCON register |  |
| :--- | :--- | :--- |
|  | Timing at which the bit is set to "1" | Timing at which the bit is set to "0" |
| Software trigger | When the DSR bit of DMiSL <br> register is set to "1" | - Immediately before a data transfer starts <br> - When set by writing "0" in a program |
| Peripheral function | When the interrupt control register <br> for the peripheral function that is <br> selected by the DSEL3 to DSEL0 <br> and DMS bits of DMiSL register <br> has its IR bit set to "1" |  |

### 2.9.5 Channel Priority and DMA Transfer Timing

If both DMAO and DMA1 are enabled and DMA transfer request signals from DMAO and DMA1 are detected active in the same sampling period (one period from a falling edge to the next falling edge of BCLK), the DMAS bit on each channel is set to " 1 " (DMA requested) at the same time. In this case, the DMA requests are arbitrated according to the channel priority, DMA0 > DMA1. The following describes DMAC operation when DMAO and DMA1 requests are detected active in the same sampling period. Figure 2.9.6 shows an example of DMA transfer effected by external factors.
DMAO request having priority is received first to start a transfer when a DMAO request and DMA1 request are generated simultaneously. After one DMAO transfer is completed, a bus arbitration is returned to the CPU. When the CPU has completed one bus access, a DMA1 transfer starts. After one DMA1 transfer is completed, the bus arbitration is again returned to the CPU.
In addition, DMA requests cannot be counted up since each channel has one DMAS bit. Therefore, when DMA requests, as DMA1 in Figure 2.9.6, occurs more than one time, the DMAS bit is set to " 0 " as soon as getting the bus arbitration. The bus arbitration is returned to the CPU when one transfer is completed.
Refer to "(7) Hold Signal in 2.4.2 Bus Control" for details about bus arbitration between the CPU and DMA.

An example where DMA requests for external causes are detected active at the same


Figure 2.9.6. DMA Transfer by External Factors

### 2.10 Timers

Eleven 16-bit timers, each capable of operating independently of the others, can be classified by function as either timer A (five) and timer B (six). The count source for each timer acts as a clock, to control such timer operations as counting, reloading, etc. Figures 2.10.1 and 2.10.2 show block diagrams of timer A and timer $B$ configuration, respectively.


Figure 2.10.1. Timer A Configuration


Figure 2.10.2. Timer B Configuration

### 2.10.1 Timer A

Figure 2.10 .3 shows a block diagram of the timer A . Figures 2.10 .4 to 2.10 .6 show registers related to the timer A.
The timer A supports the following four modes. Except in event counter mode, timers A0 to A4 all have the same function. Use the TMOD1 to TMOD0 bits of TAiMR register ( $\mathrm{i}=0$ to 4 ) to select the desired mode.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external device or overflows and underflows of other timers.
- One-shot timer mode: The timer outputs a pulse only once before it reaches the minimum count "000016."
- Pulse width modulation (PWM) mode: The timer outputs pulses in a given width successively.


Figure 2.10.3. Timer A Block Diagram

Timer Ai mode register ( $\mathrm{i}=0$ to 4 )


Figure 2.10.4. TAOMR to TA4MR Registers


Note 1: The register must be accessed in 16 bit units.
Note 2: If the TAi register is set to '000016,' the counter does not work and timer Ai interrupt requests are not generated either. Furthermore, if "pulse output" is selected, no pulses are output from the TAiOUT pin.
Note 3: If the TAi register is set to ' 000016 ,' the pulse width modulator does not work, the output level on the TAiOUT pin remains low, and timer Ai interrupt requests are not generated either. The same applies when the 8 high-order bits of the timer TAi register are set to '001 $6^{\prime}$ while operating as an 8 -bit pulse width modulator.
Note 4: Use the MOV instruction to write to the TAi register.
Note 5: The timer counts pulses from an external device or overflows or underflows in other timers.

## Count start flag



Symbol TABSR

Address 038016

After reset 0016


Up/down flag (Note 1)


Note 1: Use MOV instruction to write to this register.
Note 2: Make sure the port direction bits for the TA2In to TA4In and TA2Out to TA40ut pins are set to "0" (input mode).
Note 3: When not using the two-phase pulse signal processing function, set the bit corresponding to timer A2 to timer A4 to "0"

Figure 2.10.5. TA0 to TA4 Registers, TABSR Register, and UDF Register

One-shot start flag


| Symbol | Address | After reset |
| :--- | :---: | :---: |
| ONSF | 038216 | 0016 |


| Bit symbol | Bit name | Function | RW |
| :---: | :---: | :---: | :---: |
| TA00S | Timer A0 one-shot start flag | The timer starts counting by setting this bit to " 1 " while the TMOD1 to TMOD0 bits of TAiMR register ( $\mathrm{i}=$ 0 to 4 ) $=$ ' $102^{\prime}$ ( $=$ one-shot timer mode) and the MR2 bit of TAiMR register = "0" (=TAiOS bit enabled). When read, its content is " 0 ". | RW |
| TA1OS | Timer A1 one-shot start flag |  | RW |
| TA2OS | Timer A2 one-shot start flag |  | RW |
| TA3OS | Timer A3 one-shot start flag |  | RW |
| TA4OS | Timer A4 one-shot start flag |  | RW |
| (b5) | Reserved bit | Must be set to "0" | RW |
| TAOTGL | Timer A0 event/trigger select bit | b7 b6 <br> 00 : Input on TAOIN is selected (Note 1 <br> 01 : TB2 overflow is selected (Note 2) <br> 10 : TA4 overflow is selected (Note 2) <br> 11 : TA1 overflow is selected (Note 2) | RW |
| TAOTGH |  |  | RW |

Note 1: Make sure the PD7_1 bit of PD7 register is set to " 0 " (= input mode).
Note 2: Overflow or underflow
Trigger select register


Note 1: Make sure the port direction bits for the TA1IN to TA4IN pins are set to " 0 " (= input mode).

Clock prescaler reset flag


Figure 2.10.6. ONSF Register, TRGSR Register, and CPSRF Register

## (1) Timer Mode

In timer mode, the timer counts a count source generated internally (see Table 2.10.1). Figure 2.10.7 shows TAiMR register in timer mode.

Table 2.10.1. Specifications in Timer Mode

| Item | Specification |
| :---: | :---: |
| Count source | f1, f2, f8, f32, fc32 |
| Count operation | - Down-count <br> -When the timer underflows, it reloads the reload register contents and continues counting |
| Divide ratio | 1/(n+1) n : set value of TAiMR register ( $\mathrm{i}=0$ to 4) 000016 to FFFF16 |
| Count start condition | Set TAiS bit of TABSR register to "1" (= start counting) |
| Count stop condition | Set TAiS bit to "0" (= stop counting) |
| Interrupt request generation timing | Timer underflow |
| TAiln pin function | I/O port or gate input |
| TAiOUT pin function | I/O port or pulse output |
| Read from timer | Count value can be read by reading TAi register |
| Write to timer | - When not counting and until the 1st count source is input after counting start Value written to TAi register is written to both reload register and counter <br> - When counting (after 1st count source input) <br> Value written to TAi register is written to only reload register <br> (Transferred to counter when reloaded next) |
| Select function | - Gate function <br> Counting can be started and stopped by an input signal to TAiln pin <br> - Pulse output function <br> Whenever the timer underflows, the output polarity of TAiout pin is inverted. When not counting, the pin outputs a low. |

Timer Ai mode register ( $\mathrm{i}=0$ to 4)


Note 1: TAOOUT pin is N-channel open drain output.
Note 2: The port direction bit for the TAiln pin must be set to " 0 " (= input mode).

Figure 2.10.7. Timer Ai Mode Register in Timer Mode

## (2) Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Timers A2, A3 and A4 can count two-phase external signals. Table 2.10.2 lists specifications in event counter mode (when not processing two-phase pulse signal). Table 2.10.3 lists specifications in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4). Figure 2.10 .8 shows TAiMR register in event counter mode (when not processing two-phase pulse signal). Figure 2.10 .9 shows TA2MR to TA4MR registers in event counter mode (when processing twophase pulse signal with the timers A2, A3 and A4).

Table 2.10.2. Specifications in Event Counter Mode (when not processing two-phase pulse signal)

| Item | Specification |
| :---: | :---: |
| Count source | - External signals input to TAiln pin (i=0 to 4) (effective edge can be selected in program) <br> - Timer B2 overflows or underflows, timer $\mathrm{Aj}(\mathrm{j}=\mathrm{i}-1$, except $\mathrm{j}=4$ if $\mathrm{i}=0$ ) overflows or underflows, timer Ak ( $\mathrm{k}=\mathrm{i}+1$, except $\mathrm{k}=0$ if $\mathrm{i}=4$ ) overflows or underflows |
| Count operation | - Up-count or down-count can be selected by external signal or program <br> - When the timer overflows or underflows, it reloads the reload register contents and continues counting. When operating in free-running mode, the timer continues counting without reloading. |
| Divided ratio | 1/ (FFFF16-n +1) for up-count <br> 1/ $(n+1)$ for down-count $n$ : set value of TAi register 000016 to FFFF16 |
| Count start condition | Set TAiS bit of TABSR register to "1" (= start counting) |
| Count stop condition | Set TAiS bit to "0" (= stop counting) |
| Interrupt request generation timing | Timer overflow or underflow |
| TAiln pin function | I/O port or count source input |
| TAiout pin function | I/O port, pulse output, or up/down-count select input |
| Read from timer | Count value can be read by reading TAi register |
| Write to timer | - When not counting and until the 1st count source is input after counting start Value written to TAi register is written to both reload register and counter <br> - When counting (after 1st count source input) <br> Value written to TAi register is written to only reload register <br> (Transferred to counter when reloaded next) |
| Select function | - Free-run count function <br> Even when the timer overflows or underflows, the reload register content is not reloaded to it <br> - Pulse output function Whenever the timer underflows or underflows, the output polarity of TAiout pin is inverted. When not counting, the pin outputs a low. |

Timer Ai mode register ( $\mathrm{i}=0$ to 4 )
(When not using two-phase pulse signal processing)


Note 1: During event counter mode, the count source can be selected using the ONSF and TRGSR registers.
Note 2: TAOOUT pin is N -channel open drain output.
Note 3: Effective when the TAiGH and TAiGL bits of ONSF or TRGSR register are '002' (TAiln pin input).
Note 4: Count down when input on TAiout pin is low or count up when input on that pin is high. The port direction bit for TAiout pin must be set to "0" (= input mode).

Figure 2.10.8. TAiMR Register in Event Counter Mode (when not using two-phase pulse signal processing)

Table 2.10.3. Specifications in Event Counter Mode (when processing two-phase pulse signal with timers A2, A3 and A4)

| Item | Specification |
| :---: | :---: |
| Count source | - Two-phase pulse signals input to TAiln or TAiout pins ( $\mathrm{i}=2$ to 4) |
| Count operation | - Up-count or down-count can be selected by two-phase pulse signal <br> - When the timer overflows or underflows, it reloads the reload register contents and continues counting. When operating in free-running mode, the timer continues counting without reloading. |
| Divide ratio | 1/ (FFFF16-n +1) for up-count <br> $1 /(n+1)$ for down-count $n$ : set value of TAi register 000016 to FFFF16 |
| Count start condition | Set TAiS bit of TABSR register to "1" (= start counting) |
| Count stop condition | Set TAiS bit to "0" (= stop counting) |
| Interrupt request generation timing | Timer overflow or underflow |
| TAiln pin function | Two-phase pulse input |
| TAiOUT pin function | Two-phase pulse input |
| Read from timer | Count value can be read by reading timer A2, A3 or A4 register |
| Write to timer | - When not counting and until the 1st count source is input after counting start Value written to TAi register is written to both reload register and counter <br> - When counting (after 1st count source input) <br> Value written to TAi register is written to reload register <br> (Transferred to counter when reloaded next) |
| Select function (Note) | - Normal processing operation (timer A2 and timer A3) <br> The timer counts up rising edges or counts down falling edges on TAjin pin when input signals on TAjout pin is " H ". <br> - Multiply-by-4 processing operation (timer A3 and timer A4) <br> If the phase relationship is such that $\operatorname{TAkIn}(k=3,4)$ pin goes " H " when the input signal on TAkout pin is " H ", the timer counts up rising and falling edges on TAkout and TAkin pins. If the phase relationship is such that TAkin pin goes "L" when the input signal on TAkout pin is "H", the timer counts down rising and falling edges on TAkout and TAkin pins. <br> TAkIN <br> ( $k=3,4$ ) <br> - Counter initialization by Z-phase input (timer A3) <br> The timer count value is initialized to 0 by $Z$-phase input. |

## Notes:

1. Only timer A3 is selectable. Timer A2 is fixed to normal processing operation, and timer A4 is fixed to multiply-by-4 processing operation.

Timer Ai mode register ( $\mathrm{i}=2$ to 4)
(When using two-phase pulse signal processing)


Note 1: TCK1 bit is valid for timer A3 mode register. No matter how this bit is set, timers A2 and A4 always operate in normal processing mode and $x 4$ processing mode, respectively.
Note 2: If two-phase pulse signal processing is desired, following register settings are required:

- Set the UDF register's TAiP bit to "1" (two-phase pulse signal processing function enabled).
- Set the TRGSR register's TAiGH and TAiGL bits to '002' (TAilN pin input).
- Set the port direction bits for TAiln and TAiout to "0" (input mode).

Figure 2.10.9. TA2MR to TA4MR Registers in Event Counter Mode (when using two-phase pulse signal processing with timer A2, A3 or A4)

## (3) One-shot Timer Mode

In one-shot timer mode, the timer is activated only once by one trigger. (See Table 2.10.4.) When the trigger occurs, the timer starts up and continues operating for a given period. Figure 2.10 .10 shows the TAiMR register in one-shot timer mode.

Table 2.10.4. Specifications in One-shot Timer Mode

| Item | Specification |
| :---: | :---: |
| Count source | f1, f2, f8, f32, fc32 |
| Count operation | - Down-count <br> - When the counter reaches 000016 , it stops counting after reloading a new value <br> - If a trigger occurs when counting, the timer reloads a new count and restarts counting |
| Divide ratio | $1 / n \quad n$ : set value of TAi register 000016 to FFFF16 <br> However, the counter does not work if the divide-by-n value is set to 000016 . |
| Count start condition | TAiS bit of TABSR register = "1" (start counting) and one of the following triggers occurs. <br> - External trigger input from the TAiln pin <br> - Timer B2 overflow or underflow, timer $A j(j=i-1$, except $j=4$ if $i=0$ ) overflow or underflow, timer Ak ( $k=i+1$, except $k=0$ if $i=4$ ) overflow or underflow <br> - The TAiOS bit of ONSF register is set to " 1 " ( $=$ timer starts) |
| Count stop condition | - When the counter is reloaded after reaching " 000016 " <br> - TAiS bit is set to " 0 " (= stop counting) |
| Interrupt request generation timing | When the counter reaches "000016" |
| TAiln pin function | I/O port or trigger input |
| TAiout pin function | I/O port or pulse output |
| Read from timer | An indeterminate value is read by reading TAi register |
| Write to timer | - When not counting and until the 1 st count source is input after counting start Value written to TAi register is written to both reload register and counter <br> - When counting (after 1st count source input) Value written to TAi register is written to only reload register (Transferred to counter when reloaded next) |
| Select function | - Pulse output function <br> The timer outputs a low when not counting and a high when counting. |

Timer Ai mode register ( $\mathrm{i}=0$ to 4 )


Note 1: TAOOUT pin is N -channel open drain output.
Note 2: Effective when the TAiTGH and TAiTGL bits of ONSF or TRGSR register are ' $002^{2}$ ' (TAiln pin input).
Note 3: The port direction bit for the TAiln pin must be set to " 0 " (= input mode).

Figure 2.10.10. TAiMR Register in One-shot Timer Mode

## (4) Pulse Width Modulation (PWM) Mode

In PWM mode, the timer outputs pulses of a given width in succession (see Table 2.10.5). The counter functions as either 16-bit pulse width modulator or 8-bit pulse width modulator. Figure 2.10.11 shows TAiMR register in pulse width modulation mode. Figures 2.10 .12 and 2.10 .13 show examples of how a 16-bit pulse width modulator operates and how an 8-bit pulse width modulator operates.

Table 2.10.5. Specifications in PWM Mode

| Item | Specification |
| :---: | :---: |
| Count source | f1, f2, f8, f32, fc32 |
| Count operation | - Down-count (operating as an 8 -bit or a 16 -bit pulse width modulator) <br> - The timer reloads a new value at a rising edge of PWM pulse and continues counting <br> - The timer is not affected by a trigger that occurs during counting |
| 16-bit PWM | - High level width $\quad \mathrm{n} / \mathrm{fj} \quad \mathrm{n}$ : set value of TAi register ( $\mathrm{i}=0$ to 4 ) <br> - Cycle time $\left(2^{16}-1\right) / \mathrm{fj}$ fixed fj : count source frequency ( $\mathrm{f} 1, \mathrm{f} 2, \mathrm{f} 8, \mathrm{f} 32, \mathrm{fc} 32$ ) |
| 8-bit PWM | - High level width $n \times(m+1) / \mathrm{jj} \quad \mathrm{n}$ : set value of TAiMR register high-order address <br> - Cycle time $\quad\left(2^{8}-1\right) \times(m+1) / \mathrm{fj} \mathrm{m}$ : set value of TAiMR register low-order address |
| Count start condition | - TAiS bit of TABSR register is set to "1" (= start counting) <br> - The TAiS bit = 1 and external trigger input from the TAiln pin <br> - The TAiS bit = 1 and one of the following external triggers occurs <br> - Timer B2 overflow or underflow, <br> timer $\mathrm{Aj}_{\mathrm{j}}(\mathrm{j}=\mathrm{i}-1$, except $\mathrm{j}=4$ if $\mathrm{i}=0$ ) overflow or underflow, timer Ak ( $k=i+1$, except $k=0$ if $i=4$ ) overflow or underflow |
| Count stop condition | TAiS bit is set to "0" (= stop counting) |
| Interrupt request generation timing | PWM pulse goes "L" |
| TAiln pin function | I/O port or trigger input |
| TAiout pin function | Pulse output |
| Read from timer | An indeterminate value is read by reading TAi register |
| Write to timer | - When not counting and until the 1st count source is input after counting start Value written to TAi register is written to both reload register and counter <br> - When counting (after 1st count source input) <br> Value written to TAi register is written to only reload register (Transferred to counter when reloaded next) |

Timer Ai mode register ( $\mathrm{i}=0$ to 4 )


| Symbol | Address | After reset |
| :---: | :---: | :---: |
| TAOMR to TA4MR | 039616 to 039A16 | 0016 |


| Bit symbol | Bit name | Function | RW |
| :---: | :---: | :---: | :---: |
| TMOD0 | Operation mode select bit | b1 b0 <br> 11 : PWM mode | RW |
| TMOD1 |  |  | RW |
| MR0 | Must be set to "1" in PWM mode |  | RW |
| MR1 | External trigger select bit (Note 2) | 0 : Falling edge of input signal to TAiln pin(Note 3) <br> 1: Rising edge of input signal to TAiin pin(Note 3) | RW |
| MR2 | Trigger select bit | 0 : Write " 1 " to TAiS bit in the TASF register <br> 1 : Selected by TAiTGH to TAiTGL bits | RW |
| MR3 | 16/8-bit PWM mode select bit | 0 : Functions as a 16 -bit pulse width modulator 1: Functions as an 8-bit pulse width modulator | RW |
| TCKO | Count source select bit | $\begin{array}{ll} \hline \text { b7 b6 } \\ 0 & 0 \\ 0 & : f 1 \text { or f2 } \\ 0 & 1: f 8 \\ 1 & 0 \\ 1 & 1: f 32 \\ 1 & 1: f c 32 \end{array}$ | RW |
| TCK1 |  |  | RW |

Note 1: TA0out pin is N -channel open drain output.
Note 2: Effective when the TAiTGH and TAiTGL bits of ONSF or TRGSR register are "002" (TAiIN pin input). Note 3: The port direction bit for the TAiln pin must be set to " 0 " (= input mode).

Figure 2.10.11. TAiMR Register in PWM Mode


Figure 2.10.12. Example of 16 -bit Pulse Width Modulator Operation


Figure 2.10.13. Example of 8-bit Pulse Width Modulator Operation

### 2.10.2 Timer B

Figure 2.10 .14 shows a block diagram of the timer B. Figures 2.10 .15 and 2.10 .16 show registers related to the timer B.

Timer B supports the following three modes. Use the TMOD1 and TMOD0 bits of TBiMR register ( $\mathrm{i}=0$ to 5) to select the desired mode.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external device or overflows or underflows of other timers.
- Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or pulse width.


Figure 2.10.14. Timer B Block Diagram


Figure 2.10.15. TB0MR to TB5MR Registers


Note 1: The register must be accessed in 16 bit units.
Note 2: The timer counts pulses from an external device or overflows or underflows of other timers.

## Count start flag



Timer B3, B4, B5 count start flag


Clock prescaler reset flag


Figure 2.10.16. TB0 to TB5 Registers, TABSR Register, TBSR Register, CPSRF Register

## (1) Timer Mode

In timer mode, the timer counts a count source generated internally (see Table 2.10.6). Figure 2.10.17 shows TBiMR register in timer mode.

Table 2.10.6. Specifications in Timer Mode

| Item | Specification |
| :---: | :---: |
| Count source | f1, f2, f8, f32, fc32 |
| Count operation | - Down-count <br> - When the timer underflows, it reloads the reload register contents and continues counting |
| Divide ratio | $1 /(\mathrm{n}+1) \quad \mathrm{n}$ : set value of TBiMR register ( $\mathrm{i}=0$ to 5) 000016 to FFFF16 |
| Count start condition | Set TBiS bit ${ }^{\text {(Note) }}$ to "1" ( $=$ start counting) |
| Count stop condition | Set TBiS bit to "0" (= stop counting) |
| Interrupt request generation timing | Timer underflow |
| TBin pin function | I/O port |
| Read from timer | Count value can be read by reading TBi register |
| Write to timer | - When not counting and until the 1 st count source is input after counting start Value written to TBi register is written to both reload register and counter <br> - When counting (after 1st count source input) <br> Value written to TBi register is written to only reload register <br> (Transferred to counter when reloaded next) |

Note : The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register bit 5 to bit 7 .

Timer Bi mode register ( $\mathrm{i}=0$ to 5 )


Symbol
TB0MR to TB2MR 039B16 to 039D16
TB3MR to TB5MR 035B16 to 035D16

After reset
00XX00002
00XX00002

| Bit symbol | Bit name | Function | RW |
| :---: | :---: | :---: | :---: |
| TMOD0 | Operation mode select bit | 00 : Timer mode | RW |
| TMOD1 |  |  | RW |
| MR0 | Has no effect in timer mode Can be set to " 0 " or " 1 " |  | RW |
| MR1 |  |  | RW |
| MR2 | TB0MR, TB3MR registers Must be set to " 0 " in timer mode |  | RW |
|  | TB1MR, TB2MR, TB4MR, TB5MR registers <br> Nothing is assigned. When write, set to " 0 ". When read, its content is indeterminate |  | - |
| MR3 | When write in timer mode, set to " 0 ". When read in timer mode, its content is indeterminate. |  | RO |
| TCKO | Count source select bit | $\begin{aligned} & \text { b7 b6 } \\ & 000: f 1 \text { or f2 } \\ & 01: f 8 \\ & 10 \\ & 10: f 32 \\ & 11: f c 32 \end{aligned}$ | RW |
| TCK1 |  |  | RW |

Figure 2.10.17. TBiMR Register in Timer Mode

## (2) Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers (see Table 2.10.7) . Figure 2.10.20 shows TBiMR register in event counter mode.
Table 2.10.7. Specifications in Event Counter Mode

| Item | Specification |
| :--- | :--- |
| Count source | - External signals input to TBiIN pin ( $\mathrm{i}=0$ to 5) (effective edge can be selected <br> in program) <br> - Timer Bj overflow or underflow ( $\mathrm{j}=\mathrm{i}-1$, except $\mathrm{j}=2$ if $\mathrm{i}=0, \mathrm{j}=5$ if $\mathrm{i}=3$ ) |
| Count operation | - Down-count <br> - When the timer underflows, it reloads the reload register contents and <br> continues counting |
| Divide ratio | $1 /(\mathrm{n}+1$ ) $\quad \mathrm{n}$ : set value of TBi register 000016 to FFFF16 |
| Count start condition | Set TBiS bit ${ }^{1}$ to "1" (= start counting) |
| Count stop condition | Set TBiS bit to " 0 " (= stop counting) |
| Interrupt request generation timing | Timer underflow |
| TBiln pin function | Count source input |
| Read from timer | Count value can be read by reading TBi register |
| Write to timer | - When not counting and until the 1st count source is input after counting start <br> Value written to TBi register is written to both reload register and counter <br> - When counting (after 1st count source input) <br> Value written to TBi register is written to only reload register <br> (Transferred to counter when reloaded next) |

Notes:

1. The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register bit 5 to bit 7 .


Figure 2.10.20. TBiMR Register in Event Counter Mode

## (3) Pulse Period and Pulse Width Measurement Mode

In pulse period and pulse width measurement mode, the timer measures pulse period or pulse width of an external signal (see Table 2.10.8). Figure 2.10.21 shows TBiMR register in pulse period and pulse width measurement mode. Figure 2.10 .22 shows the operation timing when measuring a pulse period. Figure 2.10.23 shows the operation timing when measuring a pulse width.

Table 2.10.8. Specifications in Pulse Period and Pulse Width Measurement Mode

| Item | Specification |
| :---: | :---: |
| Count source | f1, f2, f8, f32, fc32 |
| Count operation | - Up-count <br> - Counter value is transferred to reload register at an effective edge of measurement pulse. The counter value is set to " 000016 " to continue counting. |
| Count start condition | Set TBiS (i=0 to 5) $\mathrm{bit}^{3}$ to " 1 " ( $=$ start counting) |
| Count stop condition | Set TBiS bit to "0" (= stop counting) |
| Interrupt request generation timing | - When an effective edge of measurement pulse is input ${ }^{1}$ <br> - Timer overflow. When an overflow occurs, MR3 bit of TBiMR register is set to " 1 " (overflowed) simultaneously. MR3 bit is cleared to "0" (no overflow) by writing to TBiMR register at the next count timing or later after MR3 bit was set to " 1 ". At this time, make sure TBiS bit is set to " 1 " (start counting). |
| TBiln pin function | Measurement pulse input |
| Read from timer | Contents of the reload register (measurement result) can be read by reading TBi register ${ }^{2}$ |
| Write to timer | Value written to TBi register is written to neither reload register nor counter |

## Notes:

1. Interrupt request is not generated when the first effective edge is input after the timer started counting.
2. Value read from TBi register is indeterminate until the second valid edge is input after the timer starts counting.
3. The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register bit 5 to bit 7 .


Figure 2.10.21. TBiMR Register in Pulse Period and Pulse Width Measurement Mode


Figure 2.10.22. Operation timing when measuring a pulse period


Figure 2.10.23. Operation timing when measuring a pulse width

### 2.11 Serial I/O

Serial I/O is configured with five channels: UART0 to UART2, SI/O3 and SI/O4.

### 2.11.1 UARTi ( $\mathbf{i = 0}$ to 2 )

UARTi each have an exclusive timer to generate a transfer clock, so they operate independently of each other.
Figure 2.11 .1 shows the block diagram of UARTi. Figures 2.11 .2 shows the block diagram of the UARTi transmit/receive.

UARTi has the following modes:

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode).
- Special mode 1 ( ${ }^{2} \mathrm{C}$ mode)
- Special mode 2
- Special mode 3 (Bus collision detection function, IE mode) : UART0, UART1
- Special mode 4 (SIM mode) : UART2

Figures 2.11 .3 to 2.11 .8 show the UARTi-related registers.
Refer to tables listing each mode for register setting.


Figure 2.11.1. UARTi Block Diagram


Figure 2.11.2. UARTi Transmit/Receive Unit


Note: Use MOV instruction to write to this register.

UARTi receive buffer register ( $\mathrm{i}=0$ to 2 )


Note 1: When the UiMR register's SMD2 to SMD0 bits = "000 2" (serial I/O disabled) or the UiC1 register's RE bit = "0" (reception disabled), all of the SUM,
PER, FER and OER bits are set to " 0 " (no error). The SUM bit is set to " 0 " (no error) when all of the PER, FER and OER bits = " 0 " (no error).
Also, the PER and FER bits are set to " 0 " by reading the lower byte of the UiRB register.
Note 2 : The ABT bit is set to " 0 " by writing " 0 " in a program. (Writing " 1 " has no effect.)

UARTi bit rate generator (i=0 to 2)(Notes 1, 2)


[^0]Note 2: Use MOV instruction to write to this register.

Figure 2.11.3. U0TB to U2TB Register, U0RB to U2RB Register, and UOBRG to U2BRG Register

UARTi transmit/receive mode register ( $\mathrm{i}=0$ to 2 )


Note 1: Set the corresponding port direction bit for each CLKi pin to "0" (input mode).
Note 2: To receive data, set the corresponding port direction bit for each RxDi pin to "0" (input mode).
Note 3: Set the corresponding port direction bit for SCL and SDA pins to "0" (input mode).
UARTi transmit/receive control register 0 ( $\mathrm{i}=0$ to 2 )


Note 1: Set the corresponding port direction bit for each CTSi pin to "0" (input mode).
Note 2: TXD2/SDA2 and SCL2 are N-channel open-drain output. Cannot be set to the CMOS output. Set the NCH bit of the U2C0 register to " 0 ".
Note 3: Effective for clock synchronous serial I/O mode and UART mode transfer data 8 bits long.
Note 4: CTS1/RTS 1 can be used when the UCON register's CLKMD1 bit = "0" (only CLK1 output) and the UCON register's RCSP bit = "0" (CTSo/RTSo not separated).

Figure 2.11.4. UOMR to U2MR Register and U0C0 to U2C0 Register

UARTi transmit/receive control register 1 ( $\mathrm{i}=0,1$ )


UART2 transmit/receive control register 1


Figure 2.11.5. U0C1 to U2C1 Registers

UART transmit/receive control register 2


Note: When using multiple transfer clock output pins, make sure the following conditions are met: U1MR register's CKDIR bit = "0" (internal clock)

UART2 special mode register ( $\mathrm{i}=0$ to 2 )


Note 1: The BBS bit is set to " 0 " by writing " 0 " in a program. (Writing " 1 " has no effect.).
Note 2: Underflow signal of timer A3 in UARTO, underflow signal of timer A4 in UART1, underflow signal of timer A0 in UART2.
Note 3: When a transfer begins, the SSS bit is set to "0" (Not synchronized to RxDi)

Figure 2.11.6. UCON Register and U0SMR to U2SMR Registers

UARTi special mode register 2 ( $\mathrm{i}=0$ to 2 )


UARTi special mode register 3 ( $\mathrm{i}=0$ to 2 )

|  | Symbol U0SMR3 to U2SMR3 |  | Address $\text { 036D16, 037116, } 037516$ | After reset 000X0X0X2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { Bit } \\ \text { symbol } \end{gathered}$ | Bit name |  | Function | RW |
|  | (b0) | Nothing is assigned. <br> When write, set " 0 ". When read, its content is indeterminate. |  |  | - |
|  | CKPH | Clock phase set bit | 0 : Without clock d <br> 1 : With clock dela |  | RW |
|  | (b2) | Nothing is assigned. <br> When write, set " 0 ". When read, its content is indeterminate. |  |  | - |
|  | NODC | Clock output select bit | 0 : CLKi is CMOS <br> 1 : CLKi is N -chan | tput open drain output | RW |
|  | (b4) | Nothing is assigned. <br> When write, set " 0 ". When read, its content is indeterminate. |  |  | - |
|  | DLO | SDAi digital delay setup bit (Note 1, Note 2) | b7 b6 b5 <br> 000 : Without delay <br> $001: 1$ to 2 cycle(s) of UiBRG count source $010: 2$ to 3 cycles of UiBRG count source 011 : 3 to 4 cycles of UiBRG count source $100: 4$ to 5 cycles of UiBRG count source $101: 5$ to 6 cycles of UiBRG count source $110: 6$ to 7 cycles of UiBRG count source 11 1:7 to 8 cycles of UiBRG count source |  | RW |
|  | DL1 |  |  |  | RW |
|  | DL2 |  |  |  | RW |

Note 1 : The DL2 to DL0 bits are used to generate a delay in SDAi output by digital means during $\mathrm{I}^{2} \mathrm{C}$ mode. In other than $\mathrm{I}^{2} \mathrm{C}$ mode, set these bits to "0002" (no delay).
Note 2 : The amount of delay varies with the load on SCLi and SDAi pins. Also, when using an external clock, the amount of delav increases bv about 100 ns .

Figure 2.11.7. U0SMR2 to U2SMR2 Registers and U0SMR3 to U2SMR3 Registers

UARTi special mode register 4 ( $\mathrm{i}=0$ to 2 )


Note: Set to " 0 " when each condition is generated.

Figure 2.11.8. U0SMR4 to U2SMR4 Registers

### 2.11.2 Clock Synchronous serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 2.11.1 lists the specifications of the clock synchronous serial I/O mode. Table 2.11.2 lists the registers used in clock synchronous serial I/O mode and the register values set.

Table 2.11.1. Clock Synchronous Serial I/O Mode Specifications

| Item | Specification |
| :---: | :---: |
| Transfer data format | - Transfer data length: 8 bits |
| Transfer clock | - UiMR(i=0 to 2) register's CKDIR bit = "0" (internal clock) : fj/ 2(n+1) $\mathrm{fj}=\mathrm{f} 1 \mathrm{SIO}, \mathrm{f} 2 \mathrm{sio}, \mathrm{f8sio}, \mathrm{f} 32$ sio. n : Setting value of UiBRG register 0016 to FF16 <br> - CKDIR bit = "1" (external clock) : Input from CLKi pin |
| Transmission, reception control | - Selectable from CTS function, RTS function or CTS/RTS function disable |
| Transmission start condition | - Before transmission can start, the following requirements must be met (Note 1) <br> - The TE bit of UiC1 register= 1 (transmission enabled) <br> - The TI bit of UiC1 register $=0$ (data present in UiTB register) <br> - If CTS function is selected, input on the CTSi pin = "L" |
| Reception start condition | - Before reception can start, the following requirements must be met (Note 1) <br> - The RE bit of UiC1 register= 1 (reception enabled) <br> - The TE bit of UiC1 register= 1 (transmission enabled) <br> - The TI bit of UiC1 register= 0 (data present in the UiTB register) |
| Interrupt request generation timing | - For transmission, one of the following conditions can be selected <br> - The UilRS bit (Note 3) $=0$ (transmit buffer empty): when transferring data from the UiTB register to the UARTi transmit register (at start of transmission) <br> - The UilRS bit =1 (transfer completed): when the serial I/O finished sending data from the UARTi transmit register <br> - For reception <br> When transferring data from the UARTi receive register to the UiRB register (at completion of reception) |
| Error detection | - Overrun error (Note 2) <br> This error occurs if the serial I/O started receiving the next data before reading the UiRB register and received the 7th bit of the next data |
| Select function | - CLK polarity selection <br> Transfer data input/output can be chosen to occur synchronously with the rising or the falling edge of the transfer clock <br> - LSB first, MSB first selection <br> Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7 can be selected <br> - Continuous receive mode selection Reception is enabled immediately by reading the UiRB register <br> - Switching serial data logic <br> This function reverses the logic value of the transmit/receive data <br> - Transfer clock output from multiple pins selection (UART1) <br> The output pin can be selected in a program from two UART1 transfer clock pins that have been set <br> - Separate CTS/RTS pins (UARTO) <br> CTSo and RTSo are input/output from separate pins |

$\overline{\text { Note 1: }}$ : When an external clock is selected, the conditions must be met while if the UiC0 register's CKPOL bit = "0" (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.
Note 2: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.
Note 3: The UOIRS and U1IRS bits respectively are the UCON register bits 0 and 1 ; the U2IRS bit is the U2C1 register bit 4 .

Table 2. 11. 2. Registers to Be Used and Settings in Clock Synchronous Serial I/O Mode

| Register | Bit | Function |
| :---: | :---: | :---: |
| UiTB(Note3) | 0 to 7 | Set transmission data |
| UiRB(Note3) | 0 to 7 | Reception data can be read |
|  | OER | Overrun error flag |
| UiBRG | 0 to 7 | Set a transfer rate |
| UiMR(Note3) | SMD2 to SMD0 | Set to "0012" |
|  | CKDIR | Select the internal clock or external clock |
|  | IOPOL | Set to "0" |
| UiC0 | CLK1 to CLK0 | Select the count source for the UiBRG register |
|  | CRS | Select CTS or RTS to use |
|  | TXEPT | Transmit register empty flag |
|  | CRD | Enable or disable the CTS or RTS function |
|  | NCH | Select TxDi pin output mode (Note 2) |
|  | CKPOL | Select the transfer clock polarity |
|  | UFORM | Select the LSB first or MSB first |
| UiC1 | TE | Set this bit to "1" to enable transmission/reception |
|  | TI | Transmit buffer empty flag |
|  | RE | Set this bit to "1" to enable reception |
|  | RI | Reception complete flag |
|  | U2IRS (Note 1) | Select the source of UART2 transmit interrupt |
|  | U2RRM (Note 1) | Set this bit to "1" to use continuous receive mode |
|  | UiLCH | Set this bit to "1" to use inverted data logic |
|  | UiERE | Set to "0" |
| UiSMR | 0 to 7 | Set to "0" |
| UiSMR2 | 0 to 7 | Set to " 0 " |
| UiSMR3 | 0 to 2 | Set to "0" |
|  | NODC | Select clock output mode |
|  | 4 to 7 | Set to "0" |
| UiSMR4 | 0 to 7 | Set to "0" |
| UCON | U0IRS, U1IRS | Select the source of UART0/UART1 transmit interrupt |
|  | U0RRM, U1RRM | Set this bit to "1" to use continuous receive mode |
|  | CLKMDO | Select the transfer clock output pin when CLKMD1 = 1 |
|  | CLKMD1 | Set this bit to "1" to output UART1 transfer clock from two pins |
|  | RCSP | Set this bit to "1" to accept as input the UART0 CTSo signal from the P64 pin |
|  | 7 | Set to "0" |

Note 1: Set the U0C1 and U1C1 register bit 4 and bit 5 to "0". The UOIRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.
Note 2: TxD2 pin is N channel open-drain output. Set the U2C0 register's NCH bit to "0".
Note 3: Not all register bits are described above. Set those bits to "0" when writing to the registers in clock synchronous serial I/O mode.
$\mathrm{i}=0$ to 2

Table 2.11.3 lists the functions of the input/output pins during clock synchronous serial I/O mode. Table 2.11.3 shows pin functions for the case where the multiple transfer clock output pin select function is deselected. Table 2.11.4 lists the P64 pin functions during clock synchronous serial I/O mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

Table 2.11.3. Pin Functions (When Not Select Multiple Transfer Clock Output Pin Function)

| Pin name | Function | Method of selection |
| :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { TxDi (i=0 to 2) } \\ & (\mathrm{P} 63, \mathrm{P} 67, \mathrm{P} 70) \end{aligned}$ | Serial data output | (Outputs dummy data when performing reception only) |
| $\begin{aligned} & \text { RxDi } \\ & \text { (P62, P66, P71) } \end{aligned}$ | Serial data input | PD6 register's PD6_2 bit=0, PD6_6 bit=0, PD7 register's PD7_1 bit=0 (Can be used as an input port when performing transmission only) |
| $\begin{aligned} & \text { CLKi } \\ & \text { (P61, P65, P72) } \end{aligned}$ | Transfer clock output | UiMR register's CKDIR bit=0 |
|  | Transfer clock input | UiMR register's CKDIR bit=1 <br> PD6 register's PD6_1 bit=0, PD6_5 bit=0, PD7 register's PD7_2 bit=0 |
| $\begin{aligned} & \overline{\mathrm{CTSi}} / \overline{\mathrm{RTSi}} \\ & (\mathrm{P} 60, \mathrm{P} 64, \mathrm{P} 73) \end{aligned}$ | $\overline{\text { CTS }}$ input | UiC0 register's CRD bit=0 <br> UiC0 register's CRS bit=0 <br> PD6 register's PD6_0 bit=0, PD6_4 bit=0, PD7 register's PD7_3 bit=0 |
|  | RTS output | UiC0 register's CRD bit=0 UiC0 register's CRS bit=1 |
|  | I/O port | UiC0 register's CRD bit=1 |

Table 2.11.4. P64 Pin Functions

| Pin function | Bit set value |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | U1C0 register |  | UCON register |  |  | PD6 register |
|  | CRD | CRS | RCSP | CLKMD1 | CLKMD0 | PD6_4 |
| P64 | 1 | - | 0 | 0 | - | Input: 0, Output: 1 |
| $\overline{\text { CTS } 1 ~}$ | 0 | 0 | 0 | 0 | - | 0 |
| $\overline{\text { RTS } 1 ~}$ | 0 | 1 | 0 | 0 | - | - |
| $\overline{\text { CTSo(Note1) }}$ | 0 | 0 | 1 | 0 | - | 0 |
| CLKS1 | - | - | - | 1(Note 2) | 1 | - |

Note 1: In addition to this, set the U0C0 register's CRD bit to " 0 " (CTSo/RTS0 enabled) and the U0 C0 register's CRS bit to "1" (RTSo selected).
Note 2: When the CLKMD1 bit = 1 and the CLKMD0 bit $=0$, the following logic levels are output:

- High if the U1C0 register's CLKPOL bit =0
- Low if the U1C0 register's CLKPOL bit = 1
(1) Example of transmit timing (when internal clock is selected)


The above timing diagram applies to the case where the register bits are set as follows:

- UiMR register CKDIR bit = 0 (internal clock)
- UiC0 register CRD bit = 0 (CTS/RTS enabled), CRS bit $=0$ (CTS selected)
- UiC0 register CKPOL bit = 0 (transmit data output at the falling edge and receive data taken in at the rising edge of the transfer clock)
- UiRS bit = 0 (an interrupt request occurs when the transmit buffer becomes empty): UOIRS bit is the UCON register bit 0 , U1IRS bit is the UCON register bit 1, and U2IRS bit is the U2C1 register bit 4
(2) Example of receive timing (when external clock is selected)


The above timing diagram applies to the case where the register bits are set as follows:

- UiMR register CKDIR bit = 1 (external clock)
- UiC0 register CRD bit = 0 (CTS/RTS enabled), CRS bit $=1$ (RTS selected)
- UiC1 register TE bit = 1 (transmit enabled)
- UiC0 register CKPOL bit $=0$ (transmit data output at the falling edge and receive $\cdot$ Write dummy data to the UiTB register data taken in at the rising edge of the transfer clock)
fEXT: frequency of external clock

Figure 2.11.9. Transmit and Receive Operation
(a) CLK Polarity Select Function

Use the UiC0 register ( $\mathrm{i}=0$ to 2 )'s CKPOL bit to select the transfer clock polarity. Figure 2.11.10 shows the polarity of the transfer clock.
(1) When the UiCO register's CKPOL bit $=0$ (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock)

(2) When the UiCO register's CKPOL bit = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock)


Note 1: This applies to the case where the UiC0 register's UFORM bit $=0$
(LSB first) and UiC1 register's UiLCH bit $=0$ (no reverse).
Note 2: When not transferring, the CLKi pin outputs a high signal.
Note 3: When not transferring, the CLKi pin outputs a low signal.
$\mathrm{i}=0$ to 2
Figure 2.11.10. Transfer Clock Polarity
(b) LSB First/MSB First Select Function

Use the UiC0 register ( $\mathrm{i}=0$ to 2 )'s UFORM bit to select the transfer format. Figure 2.11 .11 shows the transfer format.
(1) When UiC0 register's UFORM bit $=0$ (LSB first)

CLKi


TXDi


RXDi

(2) When UiCO register's UFORM bit $=1$ (MSB first)

CLKi

$\square$


TXDi $\qquad$ D7 $\times 1$ D5 D4 D3


RXDi $\qquad$ D7 D6 D5 D4 $\qquad$
Note: This applies to the case where the UiC0 register's CKPOL bit $=0$ ( transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock) and the UiC1 register's UiLCH bit $=0$ (no reverse).
i = 0 to 2
Figure 2.11.11. Transfer Format

## (c) Continuous Receive Mode

When the UiRRM bit ( $\mathrm{i}=0$ to 2 ) $=1$ (continuous receive mode), the UiC1 register's TI bit is set to " 0 " (data present in the UiTB register) by reading the UiRB register. In this case, i.e., UiRRM bit $=1$, do not write dummy data to the UiTB register in a program. The U0RRM and U1RRM bits are the UCON register bit 2 and bit 3, respectively, and the U2RRM bit is the U2C1 register bit 5 .

## (d) Serial Data Logic Switching Function

When the UiC1 register ( $\mathrm{i}=0$ to 2 )'s UiLCH bit = 1 (reverse), the data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 2.11.12 shows serial data logic.

(2) When the UiC1 register's UiLCH bit $=1$ (reverse)


Note: This applies to the case where the UiC0 register's CKPOL bit $=0$ (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock) and the UFORM bit $=0$ (LSB first).
$\mathrm{i}=0$ to 2
Figure 2.11.12. Serial Data Logic Switching
(e) Transfer Clock Output From Multiple Pins (UART1)

Use the UCON register's CLKMD1 to CLKMD0 bits to select one of the two transfer clock output pins. (See Figure 2.11.13.) This function can be used when the selected transfer clock for UART1 is an internal clock.


Note: This applies to the case where the U1MRregister's CKDIR bit $=0$ (internal clock) and the UCON register's CLKMD1 bit = 1 ( transfer clock output from multiple pins).

Figure 2.11.13. Transfer Clock Output From Multiple Pins

## (f) CTS/RTS Separate Function (UARTO)

This function separates $\overline{C T S} 0 / \mathrm{RTS} 0$, outputs $\overline{\mathrm{RTS}}$ o from the P 60 pin, and accepts as input the CTSo from the P64 pin. To use this function, set the register bits as shown below.

- UOCO register's CRD bit $=0$ (enables UARTO CTS/RTS)
- UOCO register's CRS bit = 1 (outputs UARTO RTS)
- U1C0 register's CRD bit $=0$ (enables UART1 $\overline{C T S} / \overline{R T S})$
- U1C0 register's CRS bit $=0$ (inputs UART1 CTS)
- UCON register's RCSP bit = 1 (inputs CTS0 from the P64 pin)
- UCON register's CLKMD1 bit $=0$ (CLKS1 not used)

Note that when using the CTS/RTS separate function, UART1 CTS/RTS separate function cannot be used.


Figure 2.11.14. CTS/RTS Separat Function

### 2.11.3 Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 2.11.5 lists the specifications of the UART mode.

Table 2.11.5. UART Mode Specifications

| Item | Specification |
| :--- | :--- | :--- |
| Transfer data format | - Character bit (transfer data): Selectable from 7, 8 or 9 bits <br> - Start bit: 1 bit |
|  | - Parity bit: Selectable from odd, even, or none |
|  | - Stop bit: Selectable from 1 or 2 bits |

Note 1: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change. Note 2: The U0IRS and U1IRS bits respectively are the UCON register bits 0 and 1 ; the U2IRS bit is the U2C1 register bit 4.

Table 2. 11. 6. Registers to Be Used and Settings in UART Mode

| Register | Bit | Function |
| :---: | :---: | :---: |
| UiTB | 0 to 8 | Set transmission data (Note 1) |
| UiRB | 0 to 8 | Reception data can be read (Note 1) |
|  | OER,FER,PER,SUM | Error flag |
| UiBRG | 0 to 7 | Set a transfer rate |
| UiMR | SMD2 to SMD0 | Set these bits to ' 1002 ' when transfer data is 7 bits long Set these bits to ' 1012 ' when transfer data is 8 bits long Set these bits to ' 1102 ' when transfer data is 9 bits long |
|  | CKDIR | Select the internal clock or external clock |
|  | STPS | Select the stop bit |
|  | PRY, PRYE | Select whether parity is included and whether odd or even |
|  | IOPOL | Select the TxD/RxD input/output polarity |
| UiC0 | CLK0, CLK1 | Select the count source for the UiBRG register |
|  | CRS | Select CTS or RTS to use |
|  | TXEPT | Transmit register empty flag |
|  | CRD | Enable or disable the CTS or RTS function |
|  | NCH | Select TxDi pin output mode (Note 2) |
|  | CKPOL | Set to "0" |
|  | UFORM | LSB first or MSB first can be selected when transfer data is 8 bits long. Set this bit to " 0 " when transfer data is 7 or 9 bits long. |
| UiC1 | TE | Set this bit to "1" to enable transmission |
|  | TI | Transmit buffer empty flag |
|  | RE | Set this bit to "1" to enable reception |
|  | RI | Reception complete flag |
|  | U2IRS (Note 2) | Select the source of UART2 transmit interrupt |
|  | U2RRM (Note 2) | Set to "0" |
|  | UiLCH | Set this bit to "1" to use inverted data logic |
|  | UiERE | Set to "0" |
| UiSMR | 0 to 7 | Set to "0" |
| UiSMR2 | 0 to 7 | Set to "0" |
| UiSMR3 | 0 to 7 | Set to "0" |
| UiSMR4 | 0 to 7 | Set to "0" |
| UCON | U0IRS, U1IRS | Select the source of UART0/UART1 transmit interrupt |
|  | U0RRM, U1RRM | Set to "0" |
|  | CLKMD0 | Invalid because CLKMD1 = 0 |
|  | CLKMD1 | Set to "0" |
|  | RCSP | Set this bit to "1" to accept as input the UART0 CTSo signal from the P64 pin |
|  | 7 | Set to "0" |

Note 1: The bits used for transmit/receive data are as follows: Bit 0 to bit 6 when transfer data is 7 bits long; bit 0 to bit 7 when transfer data is 8 bits long; bit 0 to bit 8 when transfer data is 9 bits long.
Note 2: Set the U0C1 and U1C1 registers bit 4 to bit 5 to " 0 ". The UOIRS, U1IRS, U0RRM and U1RRM bits are included in the UCON register.
Note 3: TxD2 pin is N channel open-drain output. Set the U2C0 register's NCH bit to " 0 ".
$\mathrm{i}=0$ to 2

Table 2.11.7 lists the functions of the input/output pins during UART mode. Table 2.11.8 lists the P64 pin functions during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an " H ". (If the N -channel open-drain output is selected, this pin is in a high-impedance state.)

Table2.11.7. I/O Pin Functions

| Pin name | Function | Method of selection |
| :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { TxDi ( } \mathrm{i}=0 \text { to 2) } \\ & (\mathrm{P} 63, \mathrm{P} 67, \mathrm{P} 70) \end{aligned}$ | Serial data output | (Outputs dummy data when performing reception only) |
| $\begin{aligned} & \text { RxDi } \\ & \text { (P62, P66, P71) } \end{aligned}$ | Serial data input | PD6 register's PD6_2 bit=0, PD6_6 bit=0, PD7 register's PD7_1 bit=0 (Can be used as an input port when performing transmission only) |
| $\begin{aligned} & \text { CLKi } \\ & \text { (P61, P65, P72) } \end{aligned}$ | Input/output port | UiMR register's CKDIR bit=0 |
|  | Transfer clock input | UiMR register's CKDIR bit=1 <br> PD6 register's PD6_1 bit=0, PD6_5 bit=0, PD7 register's PD7_2 bit=0 |
| $\begin{aligned} & \overline{\mathrm{CTSi}} / \overline{\mathrm{RTSi}} \\ & \text { (P60, P64, P73) } \end{aligned}$ | $\overline{\mathrm{CTS}}$ input | UiCO register's CRD bit=0 <br> UiC0 register's CRS bit=0 <br> PD6 register's PD6_0 bit=0, PD6_4 bit=0, PD7 register's PD7_3 bit=0 |
|  | RTS output | UiCO register's CRD bit=0 UiC0 register's CRS bit=1 |
|  | Input/output port | UiC0 register's CRD bit=1 |

Table 2.11.8. P64 Pin Functions

| Pin function | Bit set value |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | U1C0 register |  | UCON register |  | PD6 register |
|  | CRD | CRS | RCSP | CLKMD1 | PD6_4 |
| P64 | 1 | - | 0 | 0 | Input: 0, Output: 1 |
| $\overline{\mathrm{CTS} 1}$ | 0 | 0 | 0 | 0 | 0 |
| $\overline{\mathrm{RTS} 1}$ | 0 | 1 | 0 | 0 | - |
| $\overline{\mathrm{CTS} 0} 0$ (Note) | 0 | 0 | 1 | 0 | 0 |

Note: In addition to this, set the U0C0 register's CRD bit to "0" (CTSo/RTS0 enabled) and the UOC0 register's CRS bit to "1" (RTSo selected).
(1) Example of transmit timing when transfer data is 8 bits long (parity enabled, one stop bit)


The above timing diagram applies to the case where the register bits are set
as follows:

- UiMR register PRYE bit = 1 (parity enabled)
- UiMR register STPS bit $=0$ (1 stop bit)
- UiC0 register CRD bit = 0 (CTS/RTS enabled), CRS bit = 0 (CTS selected)
- UiRS bit = 1 (an interrupt request occurs when transmit completed):

UOIRS bit is the UCON register bit 0, U1IRS bit is the UCON
register bit 1, and U2IRS bit is the U2C1 register bit 4

Tc $=16(n+1) / f j$ or $16(n+1) / f E X T$
fj : frequency of UiBRG count source (f1SıO, f2SIO, f8SıO, f32SIO)
fEXT : frequency of UiBRG count source (external clock) n : value set to UiBRG
i: 0 to 2
(2) Example of transmit timing when transfer data is 9 bits long (parity disabled, two stop bits)


Figure 2.11.15. Transmit Operation

- Example of receive timing when transfer data is 8 bits long (parity disabled, one stop bit)


The above timing diagram applies to the case where the register bits are set as follows:

- UiMR register PRYE bit = 0 (parity disabled)
- UiMR register STPS bit = 0 (1 stop bit)
- UiC0 register CRD bit $=0$ (CTSi/RTSi enabled), CRS bit $=1$ (RTSi selected)
$\mathrm{i}=0$ to 2
Figure 2.11.16. Receive Operation


## (a) LSB First/MSB First Select Function

As shown in Figure 2.11.17, use the UiC0 register's UFORM bit to select the transfer format. This function is valid when transfer data is 8 bits long.
(1) When UiC0 register's UFORM bit $=0$ (LSB first)

(2) When UiC0 register's UFORM bit $=1$ (MSB first)


Note: This applies to the case where the UiC0 register's CKPOL bit $=0$ ( transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the UiC1 register's UiLCH bit $=0$ (no reverse), UiMR register's STPS bit $=0$ (1 stop bit) and UiMR register's PRYE bit = 1 (parity enabled).

ST : Start bit
$P$ : Parity bit SP : Stop bit $\mathrm{i}=0$ to 2

Figure 2.11.17. Transfer Format

## (b) Serial Data Logic Switching Function

The data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 2.11.18 shows serial data logic.
(1) When the UiC1 register's UiLCH bit $=0$ (no reverse)

(2) When the UiC1 register's UiLCH bit $=1$ (reverse)

Transfer clock


Note: This applies to the case where the UiC0 register's CKPOL bit $=0$ ( ST : Start bit transmit data output at the falling edge of the transfer clock), the UiC0 register's UFORM bit $=0$ (LSB first), the UiMR register's $P$ : Parity bit STPS bit $=0$ (1 stop bit) and UiMR register's PRYE bit $=1$ (parity enabled).

Figure 2.11.18. Serial Data Logic Switching
(c) TxD and RxD I/O Polarity Inverse Function

This function inverses the polarities of the TxDi pin output and RxDi pin input. The logic levels of all input/output data (including the start, stop and parity bits) are inversed. Figure 2.11 .19 shows the TxD pin output and RxD pin input polarity inverse.
(1) When the UiMR register's IOPOL bit $=0$ (no reverse)

(2) When the UiMR register's IOPOL bit $=1$ (reverse)


$$
\begin{array}{ll}
\text { Note: This applies to the case where the UiC0 register's UFORM bit = } 0 & \text { ST : Start bit } \\
\text { (LSB first), the UiMR register's STPS bit = } 0 \text { (1 stop bit) and the } & \text { P: Parity bit } \\
\text { UiMR register's PRYE bit = } 1 \text { (parity enabled). } & \text { SP : Stop bit }
\end{array}
$$

Figure 2.11.19. TxD and RxD I/O Polarity Inverse
(d) CTS/RTS Separate Function (UARTO)

This function separates $\overline{C T S} 0 / \mathrm{RTS} 0$, outputs $\overline{\mathrm{RTS}} 0$ from the P 60 pin, and accepts as input the $\overline{\mathrm{CTS}} 0$ from the P64 pin. To use this function, set the register bits as shown below.

- UOCO register's CRD bit $=0$ (enables UARTO CTS/RTS)
- UOCO register's CRS bit = 1 (outputs UARTO RTS)
- U1C0 register's CRD bit $=0$ (enables UART1 CTS/RTS)
- U1C0 register's CRS bit $=0$ (inputs UART1 CTS)
- UCON register's RCSP bit = 1 (inputs CTS0 from the P64 pin)
- UCON register's CLKMD1 bit = 0 (CLKS1 not used)

Note that when using the CTS/RTS separate function, UART1 CTS/RTS separate function cannot be used.


Figure 2.11.20. CTS/RTS Separate Function

### 2.11.4 Special Mode 1 ( ${ }^{2} \mathrm{C}$ mode)

$I^{2} \mathrm{C}$ mode is provided for use as a simplified ${ }^{2} \mathrm{C}$ interface compatible mode. Table 2.11 .9 lists the specifications of the $\mathrm{I}^{2} \mathrm{C}$ mode. Table 2.11.10 lists the registers used in the $\mathrm{I}^{2} \mathrm{C}$ mode and the register values set. Figure 2.11.21 shows the block diagram for $\mathrm{I}^{2} \mathrm{C}$ mode. Figure 2.11 .22 shows SCLi timing.

As shown in Table 2.11.12, the microcomputer is placed in $\mathrm{I}^{2} \mathrm{C}$ mode by setting the SMD2 to SMD0 bits to '0102' and the IICM bit to "1". Because SDAi transmit output has a delay circuit attached, SDAi output does not change state until SCLi goes low and remains stably low.

Table 2.11.9. $\mathrm{I}^{2} \mathrm{C}$ Mode Specifications

| Item | Specification |
| :---: | :---: |
| Transfer data format | - Transfer data length: 8 bits |
| Transfer clock | - During master <br> UiMR( $\mathrm{i}=0$ to 2 ) register's CKDIR bit = " 0 " (internal clock) : fj/ 2( $\mathrm{n}+1$ ) <br>  <br> - During slave <br> CKDIR bit = "1" (external clock) : Input from SCLi pin |
| Transmission start condition | - Before transmission can start, the following requirements must be met (Note 1) <br> - The TE bit of UiC1 register= 1 (transmission enabled) <br> - The TI bit of UiC1 register $=0$ (data present in UiTB register) |
| Reception start condition | - Before reception can start, the following requirements must be met (Note 1) <br> - The RE bit of UiC1 register= 1 (reception enabled) <br> - The TE bit of UiC1 register= 1 (transmission enabled) <br> - The TI bit of UiC1 register= 0 (data present in the UiTB register) |
| Interrupt request generation timing | When start or stop condition is detected, acknowledge undetected, and acknowledge detected |
| Error detection | - Overrun error (Note 2) <br> This error occurs if the serial I/O started receiving the next data before reading the UiRB register and received the 8th bit of the next data |
| Select function | - Arbitration lost <br> Timing at which the UiRB register's ABT bit is updated can be selected <br> - SDAi digital delay <br> No digital delay or a delay of 2 to 8 UiBRG count source clock cycles selectable <br> - Clock phase setting <br> With or without clock delay selectable |

Note 1: When an external clock is selected, the conditions must be met while the external clock is in the high state.
Note 2: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.


This diagram applies to the case where the UiMR register's SMD2 to SMD0 bits $=0102$ and the UiSMR register's IICM bit $=1$.
IICM
UiSMR register bit
IICM2, SWC, ALS, SWC2, SDHI : UiSMR2 register bit STSPSEL, ACKD, ACKC : UiSMR4 register bit
$\mathrm{i}=0$ to 2
Note: If the IICM bit = 1, the pin can be read even when the PD6_2, PD6_6 or PD7_1 bit = 1 (output mode).

Figure 2.11.21. ${ }^{2} \mathrm{C}$ Mode Block Diagram

Table2.11.10. Registers to Be Used and Settings in $\mathrm{I}^{2} \mathrm{C}$ Mode (1) (Continued)

| Register | Bit | Function |  |
| :---: | :---: | :---: | :---: |
|  |  | Master | Slave |
| UiTB ${ }^{3}$ | 0 to 7 | Set transmission data | Set transmission data |
| UiRB ${ }^{3}$ | 0 to 7 | Reception data can be read | Reception data can be read |
|  | 8 | ACK or NACK is set in this bit | ACK or NACK is set in this bit |
|  | ABT | Arbitration lost detection flag | Invalid |
|  | OER | Overrun error flag | Overrun error flag |
| UiBRG | 0 to 7 | Set a transfer rate | Invalid |
| UiMR ${ }^{3}$ | SMD2 to SMD0 | Set to '0102' | Set to '0102' |
|  | CKDIR | Set to "0" | Set to "1" |
|  | IOPOL | Set to "0" | Set to "0" |
| UiC0 | CLK1, CLK0 | Select the count source for the UiBRG register | Invalid |
|  | CRS | Invalid because CRD = 1 | Invalid because CRD = 1 |
|  | TXEPT | Transmit buffer empty flag | Transmit buffer empty flag |
|  | CRD | Set to "1" | Set to "1" |
|  | NCH | Set to "1"2 | Set to "1"2 |
|  | CKPOL | Set to "0" | Set to "0" |
|  | UFORM | Set to "1" | Set to "1" |
| UiC1 | TE | Set this bit to "1" to enable transmission | Set this bit to "1" to enable transmission |
|  | TI | Transmit buffer empty flag | Transmit buffer empty flag |
|  | RE | Set this bit to "1" to enable reception | Set this bit to "1" to enable reception |
|  | RI | Reception complete flag | Reception complete flag |
|  | U2IRS ${ }^{1}$ | Invalid | Invalid |
|  | U2RRM ${ }^{1}$, <br> UiLCH, UiERE | Set to "0" | Set to "0" |
| UiSMR | IICM | Set to "1" | Set to "1" |
|  | ABC | Select the timing at which arbitration-lost is detected | Invalid |
|  | BBS | Bus busy flag | Bus busy flag |
|  | 3 to 7 | Set to "0" | Set to "0" |
| UiSMR2 | IICM2 | Refer to Table 2.11.12 | Refer to Table 2.11.12 |
|  | CSC | Set this bit to " 1 " to enable clock synchronization | Set to "0" |
|  | SWC | Set this bit to "1" to have SCLi output fixed to "L" at the falling edge of the 9th bit of clock | Set this bit to " 1 " to have SCLi output fixed to "L" at the falling edge of the 9th bit of clock |
|  | ALS | Set this bit to "1" to have SDAi output stopped when arbitration-lost is detected | Set to "0" |
|  | STAC | Set to "0" | Set this bit to "1" to initialize UARTi at start condition detection |
|  | SWC2 | Set this bit to "1" to have SCLi output forcibly pulled low | Set this bit to "1" to have SCLi output forcibly pulled low |
|  | SDHI | Set this bit to "1" to disable SDAi output | Set this bit to "1" to disable SDAi output |
|  | 7 | Set to "0" | Set to "0" |
| UiSMR3 | 0, 2, 4 and NODC | Set to "0" | Set to "0" |
|  | CKPH | Refer to Table 2.11.12 | Refer to Table 2.11.12 |
|  | DL2 to DL0 | Set the amount of SDAi digital delay | Set the amount of SDAi digital delay |

i=0 to 2
Notes:

1. Set the U0C1 and U1C1 register bit 4 and bit 5 to " 0 ". The UOIRS, U1IRS, UORRM and U1RRM bits are in the UCON register.
2. TxD2 pin is N channel open-drain output. Set the NCH bit in the U2CO register to " 0 ".
3. Not all register bits are described above. Set those bits to " 0 " when writing to the registers in $\mathrm{I}^{2} \mathrm{C}$ mode.

Table 2.11.11. Registers to Be Used and Settings in $I^{2} C$ Mode (2) (Continued)

| Register | Bit | Function |  |
| :--- | :--- | :--- | :--- |
|  | Master | Slave |  |
| UiSMR4 | STAREQ | Set this bit to "1" to generate start <br> condition | Set to "0" |
|  | RSTAREQ | Set this bit to "1" to generate restart <br> condition | Set to "0" |
|  | STPREQ | Set this bit to "1" to generate stop <br> condition | Set to "0" |
|  | STSPSEL | Set this bit to "1" to output each condition | Set to "0" |
|  | ACKD | Select ACK or NACK | Select ACK or NACK |
|  | ACKC | Set this bit to "1" to output ACK data | Set this bit to "1" to output ACK data |
|  | SCLHI | Set this bit to "1" to have SCLi output <br> stopped when stop condition is detected | Set to "0" |
|  | SWC9 | Set to "0" | Set this bit to "1" to set the SCLi to "L" <br> hold at the falling edge of the 9th bit of <br> lock |
| IFSR2A | IFSR26, ISFR27 | Set to "1" | Set to "1" |
| UCON | U0IRS, U1IRS | Invalid | Invalid |
|  | 2 to 7 | Set to "0" | Set to "0" |

$i=0$ to 2

Table 2.11.12. $\mathrm{I}^{2} \mathrm{C}$ Mode Functions

| Function | Clock synchronous serial I/O mode (SMD2 to SMD0 = 0012, IICM = 0) | ${ }^{2} \mathrm{C}$ mode (SMD2 to SMD0 $=0102, \mathrm{IICM}=1$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \hline \text { IICM2 }=0 \\ & \text { (NACK/ACK interrupt) } \end{aligned}$ |  | $\text { IICM2 }=1$ <br> (UART transmit/ receive interrupt) |  |
|  |  | CKPH = 0 <br> (No clock delay) | $\mathrm{CKPH}=1$ <br> (Clock delay) | $\mathrm{CKPH}=0$ <br> (No clock delay) | $\mathrm{CKPH}=1$ <br> (Clock delay) |
| Factor of interrupt number 6, 7 and 10 (Note 1, 5, 7) | $\longrightarrow$ | Start condition detection or stop condition detection (Refer to "Table 2.11.13. STSPSEL Bit Functions") |  |  |  |
| Factor of interrupt number 15, 17 and 19 (Note 1, 6) | UARTi transmission Transmission started or completed (selected by UiIRS) | No acknowledgment detection (NACK) <br> Rising edge of SCLi 9th bit |  | UARTi transmission Rising edge of SCLi 9th bit | UARTi transmission Falling edge of SCL next to the 9th bit |
| Factor of interrupt number 16, 18 and 20 (Note 1, 6) | UARTi reception When 8th bit received CKPOL = 0 (rising edge) CKPOL = 1 (falling edge) | Acknowledgment detection (ACK) <br> Rising edge of SCLi 9th bit |  | UARTi reception Falling edge of SCLi 9th bit |  |
| Timing for transferring data from the UART reception shift register to the UiRB register | $\begin{aligned} & \mathrm{CKPOL}=0 \text { (rising edge) } \\ & \text { CKPOL }=1 \text { (falling edge) } \end{aligned}$ | Rising edge of SCLi 9th bit |  | Falling edge of SCLi 9th bit | Falling and rising edges of SCLi 9th bit |
| UARTi transmission output delay | Not delayed | Delayed |  |  |  |
| Functions of P63, P67 and P70 pins | TxDi output | SDAi input/output |  |  |  |
| Functions of P62, P66 and P71 pins | RxDi input | SCLi input/output |  |  |  |
| Functions of P61, P65 and P72 pins | CLKi input or output selected | (Cannot be used in $\mathrm{I}^{2} \mathrm{C}$ mode) |  |  |  |
| Noise filter width | 15ns | 200ns |  |  |  |
| Read RxDi and SCLi pin levels | Possible when the corresponding port direction bit $=0$ | Always possible no matter how the corresponding port direction bit is set |  |  |  |
| Initial value of TxDi and SDAi outputs | $\begin{aligned} & \text { CKPOL }=0(\mathrm{H}) \\ & \text { CKPOL }=1(\mathrm{~L}) \end{aligned}$ | The value set in the port register before setting ${ }^{2} \mathrm{C}$ mode (Note 2 ) |  |  |  |
| Initial and end values of SCLi |  | H | L | H | L |
| DMA1 factor (Refer to Fig 2.11.22) | UARTi reception | Acknowledgment detection (ACK) |  | UARTi reception Falling edge of SCLi 9th bit |  |
| Store received data | 1st to 8th bits are stored in UiRB register bit 0 to bit 7 | 1st to 8th bits are stored in UiRB register bit 7 to bit 0 |  | 1st to 7th bits are stored in UiRB register bit 6 to bit 0 , with 8 th bit stored in UiRB register bit 8 |  |
|  |  |  |  |  | 1st to 8th bits are stored in UiRB register bit 7 to bit 0 (Note 3) |
| Read received data | UiRB register status is read <br> directly as is Read UiRB register <br> Bit 6 to bit 0 as bit 7 <br> to <br> bit 1, and bit 8 as <br> bit 0 (Note 4) |  |  |  |  |

i = 0 to 2
Note 1: If the source or cause of any interrupt is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to " 1 " (interrupt requested). (Refer to "precautions for interrupts" of the Usage Notes Reference Book.) If one of the bits shown below is changed, the interrupt source, the interrupt timing, etc. change. Therefore, always be sure to clear the IR bit to " 0 " (interrupt not requested) after changing those bits.
SMD2 to SMD0 bits in the UiMR register, IICM bit in the UiSMR register, IICM2 bit in the UiSMR2 register, CKPH bit in the UiSMR3 register
Note 2: Set the initial value of SDAi output while the UiMR register's SMD2 to SMD0 bits = '0002' (serial I/O disabled).
Note 3: Second data transfer to UiRB register (Rising edge of SCLi 9th bit)
Note 4: First data transfer to UiRB register (Falling edge of SCLi 9th bit)
Note 5: Refer to "Figure 2.11.24. STSPSEL Bit Functions".
Note 6: Refer to "Figure 2.11.22. Transfer to UiRB Register and Interrupt Timing"
Note 7: When using UART0, be sure to set the IFSR26 bit in the IFSR2A register to "1" (cause of interrupt: UART0 bus collision). When using UART1, be sure to set the IFSR26 bit in the IFSR2A register to "1" (cause of interrupt: UART1 bus collision).
(1) IICM2 $=0$ (ACK and NACK interrupts), CKPH= 0 (no clock delay)

(2) $\mathrm{IICM} 2=0, \mathrm{CKPH}=1$ (clock delay)

SCLi


SDAi


ACK interrupt (DMA1 request), NACK interrupt

Transfer to UiRB register

(3) IICM2 $=1$ (UART transmit/receive interrupt), CKPH $=0$

(4) $\operatorname{IICM} 2=1, \mathrm{CKPH}=1$

SCLi


SDAi

$\mathrm{i}=0$ to 2
This diagram applies to the case where the following condition is met.

- UiMR register CKDIR bit $=0$ (Slave selected)

Figure 2.11.22. Transfer to UiRB Register and Interrupt Timing

## - Detection of Start and Stop Condtion

Whether a start or a stop condition has been detected is determined.
A start condition-detected interrupt request is generated when the SDAi pin changes state from high to low while the SCLi pin is in the high state. A stop condition-detected interrupt request is generated when the SDAi pin changes state from low to high while the SCLi pin is in the high state.
Because the start and stop condition-detected interrupts share the interrupt control register and vector, check the UiSMR register's BBS bit to determine which interrupt source is requesting the interrupt.


Figure 2.11.23. Detection of Start and Stop Condition

## - Output of Start and Stop Condition

A start condition is generated by setting the UiSMR4 register ( $\mathrm{i}=0$ to 2 )'s STAREQ bit to " 1 " (start).
A restart condition is generated by setting the UiSMR4 register's RSTAREQ bit to " 1 " (start).
A stop condition is generated by setting the UiSMR4 register's STPREQ bit to "1" (start).
The output procedure is described below.
(1) Set the STAREQ bit, RSTAREQ bit or STPREQ bit to "1" (start).
(2) Set the STSPSEL bit in the UiSMR4 register to "1" (output).

The function of the STSPSEL bit is shown in Table 2.11.13 and Figure 2.11.24.

Table 2.11.13. STSPSEL Bit Functions

| Function | STSPSEL $=0$ | STSPSEL $=1$ |
| :--- | :--- | :--- |
| Output of SCLi and SDAi pins | Output of transfer clock and <br> data <br> Output of start/stop condition is <br> accomplished by a program <br> using ports (not automatically <br> generated in hardware) | Output of a start/stop condition <br> according to the STAREQ, <br> RSTAREQ and STPREQ bit |
| Star/stop condition interrupt <br> request generation timing | Start/stop condition detection | Finish generating start/stop condi- <br> tion |

(1) When slave

CKDIR=1 (external clock)
STSPSEL bit 0

(2) When master

CKDIR=0 (internal clock), CKPH=1 (clock delayed)


Figure 2.11.24. STSPSEL Bit Functions

## - Arbitration

Unmatching of the transmit data and SDAi pin input data is checked synchronously with the rising edge of SCLi. Use the UiSMR register's ABC bit to select the timing at which the UiRB register's ABT bit is updated. If the $A B C$ bit $=0$ (updated bitwise), the ABT bit is set to " 1 " at the same time unmatching is detected during check, and is cleared to " 0 " when not detected. In cases when the ABC bit is set to " 1 ", if unmatching is detected even once during check, the ABT bit is set to " 1 " (unmatching detected) at the falling edge of the clock pulse of 9th bit. If the ABT bit needs to be updated bytewise, clear the ABT bit to " 0 " (undetected) after detecting acknowledge in the first byte, before transferring the next byte.
Setting the UiSMR2 register's ALS bit to "1" (SDA output stop enabled) causes arbitration-lost to occur, in which case the SDAi pin is placed in the high-impedance state at the same time the ABT bit is set to " 1 " (unmatching detected).

## - Transfer Clock

Data is transmitted/received using a transfer clock like the one shown in Figure 2.11.24.
The UiSMR2 register's CSC bit is used to synchronize the internally generated clock (internal SCLi) and an external clock supplied to the SCLi pin. In cases when the CSC bit is set to " 1 " (clock synchronization enabled), if a falling edge on the SCLi pin is detected while the internal SCLi is high, the internal SCLi goes low, at which time the UiBRG register value is reloaded with and starts counting in the low-level interval. If the internal SCLi changes state from low to high while the SCLi pin is low, counting stops, and when the SCLi pin goes high, counting restarts.
In this way, the UARTi transfer clock is comprised of the logical product of the internal SCLi and SCLi pin signal. The transfer clock works from a half period before the falling edge of the internal SCLi 1st bit to the rising edge of the 9th bit. To use this function, select an internal clock for the transfer clock. The UiSMR2 register's SWC bit allows to select whether the SCLi pin should be fixed to or freed from low-level output at the falling edge of the 9th clock pulse.
If the UiSMR4 register's SCLHI bit is set to " 1 " (enabled), SCLi output is turned off (placed in the highimpedance state) when a stop condition is detected.
Setting the UiSMR2 register's SWC2 bit = 1 ( 0 output) makes it possible to forcibly output a low-level signal from the SCLi pin even while sending or receiving data. Clearing the SWC2 bit to "0" (transfer clock) allows the transfer clock to be output from or supplied to the SCLi pin, instead of outputting a low-level signal.
If the UiSMR4 register's SWC9 bit is set to "1" (SCL hold low enabled) when the UiSMR3 register's CKPH bit $=1$, the SCLi pin is fixed to low-level output at the falling edge of the clock pulse next to the ninth. Setting the SWC9 bit $=0$ (SCL hold low disabled) frees the SCLi pin from low-level output.

## - SDA Output

The data written to the UiTB register bit 7 to bit 0 ( $D 7$ to $D 0$ ) is sequentially output beginning with $D 7$. The ninth bit (D8) is ACK or NACK.
The initial value of SDAi transmit output can only be set when IICM $=1$ ( ${ }^{2} \mathrm{C}$ mode) and the UiMR register's SMD2 to SMD0 bits = '0002' (serial I/O disabled).
The UiSMR3 register's DL2 to DL0 bits allow to add no delays or a delay of 2 to 8 UiBRG count source clock cycles to SDAi output.
Setting the UiSMR2 register's SDHI bit = 1 (SDA output disabled) forcibly places the SDAi pin in the high-impedance state. Do not write to the SDHI bit synchronously with the rising edge of the UARTi transfer clock. This is because the ABT bit may inadvertently be set to " 1 " (detected).

## - SDA Input

When the IICM2 bit $=0$, the 1st to 8th bits ( D 7 to D 0 ) of received data are stored in the UiRB register bit 7 to bit 0 . The 9 th bit (D8) is ACK or NACK.
When the IICM2 bit $=1$, the 1st to 7th bits ( D 7 to D 1 ) of received data are stored in the UiRB register bit 6 to bit 0 and the 8 th bit ( D 0 ) is stored in the UiRB register bit 8 . Even when the IICM 2 bit $=1$, providing the CKPH bit $=1$, the same data as when the IICM2 bit $=0$ can be read out by reading the UiRB register after the rising edge of the corresponding clock pulse of 9th bit.

## - ACK and NACK

If the STSPSEL bit in the UiSMR4 register is set to "0" (start and stop conditions not generated) and the ACKC bit in the UiSMR4 register is se to " 1 " (ACK data output), the value of the ACKD bit in the UiSMR4 register is output from the SDAi pin.
If the IICM2 bit $=0$, a NACK interrupt request is generated if the SDAi pin remains high at the rising edge of the 9th bit of transmit clock pulse. An ACK interrupt request is generated if the SDAi pin is low at the rising edge of the 9th bit of transmit clock pulse.
If ACKi is selected for the cause of DMA1 request, a DMA transfer can be activated by detection of an acknowledge.

## - Initialization of Transmission/Reception

If a start condition is detected while the STAC bit $=1$ (UARTi initialization enabled), the serial I/O operates as described below.

- The transmit shift register is initialized, and the content of the UiTB register is transferred to the transmit shift register. In this way, the serial I/O starts sending data synchronously with the next clock pulse applied. However, the UARTi output value does not change state and remains the same as when a start condition was detected until the first bit of data is output synchronously with the input clock.
- The receive shift register is initialized, and the serial I/O starts receiving data synchronously with the next clock pulse applied.
- The SWC bit is set to "1" (SCL wait output enabled). Consequently, the SCLi pin is pulled low at the falling edge of the ninth clock pulse.
Note that when UARTi transmission/reception is started using this function, the TI does not change state. Note also that when using this function, the selected transfer clock should be an external clock.


### 2.11.5 Special Mode 2

Multiple slaves can be serially communicated from one master. Transfer clock polarity and phase are selectable. Table 2.11.14 lists the specifications of Special Mode 2. Table 2.11.15 lists the registers used in Special Mode 2 and the register values set. Figure 2.11.25 shows communication control example for Special Mode 2.

Table 2.11.14. Special Mode 2 Specifications

| Item | Specification |
| :---: | :---: |
| Transfer data format | - Transfer data length: 8 bits |
| Transfer clock | - Master mode <br> UiMR(i=0 to 2) register's CKDIR bit = "0" (internal clock) : fj/ $2(\mathrm{n}+1)$ <br> $\mathrm{fj}=\mathrm{f} 1 \mathrm{sio}, \mathrm{f} 2 \mathrm{~s} ı \mathrm{o}, \mathrm{f8}$ sıo, f32sıo. n : Setting value of UiBRG register 0016 to FF16 <br> - Slave mode <br> CKDIR bit = " 1 " (external clock selected) : Input from CLKi pin |
| Transmit/receive control | Controlled by input/output ports |
| Transmission start condition | - Before transmission can start, the following requirements must be met (Note 1) <br> - The TE bit of UiC1 register= 1 (transmission enabled) <br> - The TI bit of UiC1 register $=0$ (data present in UiTB register) |
| Reception start condition | - Before reception can start, the following requirements must be met (Note 1) <br> - The RE bit of UiC1 register= 1 (reception enabled) <br> - The TE bit of UiC1 register= 1 (transmission enabled) <br> - The TI bit of UiC1 register= 0 (data present in the UiTB register) |
| Interrupt request generation timing | - For transmission, one of the following conditions can be selected <br> - The UiIRS bit of UiC1 register $=0$ (transmit buffer empty): when transferring data from the UiTB register to the UARTi transmit register (at start of transmission) <br> - The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from the UARTi transmit register <br> - For reception When transferring data from the UARTi receive register to the UiRB register (at completion of reception) |
| Error detection | - Overrun error (Note 2) <br> This error occurs if the serial I/O started receiving the next data before reading the UiRB register and received the 7th bit of the next data |
| Select function | - Clock phase setting <br> Selectable from four combinations of transfer clock polarities and phases |

Note 1: When an external clock is selected, the conditions must be met while if the UiC0 register's CKPOL bit = " 0 " (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = " 1 " (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.
Note 2: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.


Figure 2.11.25. Serial Bus Communication Control Example (UART2)

Table 2.11.15. Registers to Be Used and Settings in Special Mode 2

| Register | Bit | Function |
| :---: | :---: | :---: |
| UiTB(Note3) | 0 to 7 | Set transmission data |
| UiRB(Note3) | 0 to 7 | Reception data can be read |
|  | OER | Overrun error flag |
| UiBRG | 0 to 7 | Set a transfer rate |
| UiMR(Note3) | SMD2 to SMD0 | Set to '0012' |
|  | CKDIR | Set this bit to " 0 " for master mode or " 1 " for slave mode |
|  | IOPOL | Set to "0" |
| UiC0 | CLK1, CLK0 | Select the count source for the UiBRG register |
|  | CRS | Invalid because CRD = 1 |
|  | TXEPT | Transmit register empty flag |
|  | CRD | Set to "1" |
|  | NCH | Select TxDi pin output format(Note 2) |
|  | CKPOL | Clock phases can be set in combination with the UiSMR3 register's CKPH bit |
|  | UFORM | Set to "0" |
| UiC1 | TE | Set this bit to "1" to enable transmission |
|  | TI | Transmit buffer empty flag |
|  | RE | Set this bit to "1" to enable reception |
|  | RI | Reception complete flag |
|  | U2IRS (Note 1) | Select UART2 transmit interrupt cause |
|  | U2RRM(Note 1), U2LCH, UiERE | Set to "0" |
| UiSMR | 0 to 7 | Set to "0" |
| UiSMR2 | 0 to 7 | Set to "0" |
| UiSMR3 | CKPH | Clock phases can be set in combination with the UiC0 register's CKPOL bit |
|  | NODC | Set to "0" |
|  | 0, 2, 4 to 7 | Set to "0" |
| UiSMR4 | 0 to 7 | Set to "0" |
| UCON | U0IRS, U1IRS | Select UART0 and UART1 transmit interrupt cause |
|  | U0RRM, U1RRM | Set to "0" |
|  | CLKMD0 | Invalid because CLKMD1 = 0 |
|  | CLKMD1, RCSP, 7 | Set to "0" |

Note 1: Set the U0C0 and U1C1 register bit 4 and bit 5 to " 0 ". The U0IRS, U1IRS, UORRM and U1RRM bits are in the UCON register.
Note 2: TxD2 pin is $N$ channel open-drain output. Set the U2C0 register's NCH bit to " 0 ".
Note 3: Not all register bits are described above. Set those bits to "0" when writing to the registers in Special Mode 2.
i = 0 to 2

## - Clock Phase Setting Function

One of four combinations of transfer clock phases and polarities can be selected using the UiSMR3 register's CKPH bit and the UiCO register's CKPOL bit.
Make sure the transfer clock polarity and phase are the same for the master and salves to be communicated.

## (a) Master (Internal Clock)

Figure 2.11.26 shows the transmission and reception timing in master (internal clock).

## (b) Slave (External Clock)

Figure 2.11.27 shows the transmission and reception timing (CKPH=0) in slave (external clock) while Figure 2.11.28 shows the transmission and reception timing (CKPH=1) in slave (external clock).


Figure 2.11.26. Transmission and Reception Timing in Master Mode (Internal Clock)


Figure 2.11.27. Transmission and Reception Timing (CKPH=0) in Slave Mode (External Clock)


Figure 2.11.28. Transmission and Reception Timing (CKPH=1) in Slave Mode (External Clock)

### 2.11.6 Special Mode 3 (IE mode)

In this mode, one bit of IEBus is approximated with one byte of UART mode waveform.
Table 2.11.16 lists the registers used in IE mode and the register values set. Figure 2.11 .29 shows the functions of bus collision detect function related bits.
If the TxDi pin ( $\mathrm{i}=0$ to 2 ) output level and RxDi pin input level do not match, a UARTi bus collision detect interrupt request is generated.
Use the IFSR2A register's IFSR26 and IFSR27 bits to enable the UART0/UART1 bus collision detect function.

Table 2.11.16. Registers to Be Used and Settings in IE Mode

| Register | Bit | Function |
| :---: | :---: | :---: |
| UiTB | 0 to 8 | Set transmission data |
| UiRB(Note3) | 0 to 8 | Reception data can be read |
|  | OER,FER,PER,SUM | Error flag |
| UiBRG | 0 to 7 | Set a transfer rate |
| UiMR | SMD2 to SMD0 | Set to '1102' |
|  | CKDIR | Select the internal clock or external clock |
|  | STPS | Set to "0" |
|  | PRY | Invalid because PRYE=0 |
|  | PRYE | Set to "0" |
|  | IOPOL | Select the TxD/RxD input/output polarity |
| UiC0 | CLK1, CLK0 | Select the count source for the UiBRG register |
|  | CRS | Invalid because CRD=1 |
|  | TXEPT | Transmit register empty flag |
|  | CRD | Set to "1" |
|  | NCH | Select TxDi pin output mode (Note 2) |
|  | CKPOL | Set to "0" |
|  | UFORM | Set to "0" |
| UiC1 | TE | Set this bit to "1" to enable transmission |
|  | TI | Transmit buffer empty flag |
|  | RE | Set this bit to "1" to enable reception |
|  | RI | Reception complete flag |
|  | U2IRS (Note 1) | Select the source of UART2 transmit interrupt |
|  | UiRRM (Note 1), UiLCH, UiERE | Set to "0" |
| UiSMR | 0 to 3, 7 | Set to "0" |
|  | ABSCS | Select the sampling timing at which to detect a bus collision |
|  | ACSE | Set this bit to "1" to use the auto clear function of transmit enable bit |
|  | SSS | Select the transmit start condition |
| UiSMR2 | 0 to 7 | Set to "0" |
| UiSMR3 | 0 to 7 | Set to "0" |
| UiSMR4 | 0 to 7 | Set to "0" |
| IFSR2A | IFSR26, IFSR27 | Set to "1" |
| UCON | U0IRS, U1IRS | Select the source of UART0/UART1 transmit interrupt |
|  | U0RRM, U1RRM | Set to "0" |
|  | CLKMD0 | Invalid because CLKMD1 = 0 |
|  | CLKMD1,RCSP,7 | Set to "0" |

Note 1: Set the U0C0 and U1C1 registers bit 4 and bit 5 to " 0 ". The U0IRS, U1IRS, UORRM and U1RRM bits are in the UCON register.
Note 2: TxD2 pin is N channel open-drain output. Set the U2C0 register's NCH bit to " 0 ".
Note 3: Not all register bits are described above. Set those bits to "0" when writing to the registers in IEmode. $\mathrm{i}=0$ to 2
(1) UiSMR register ABSCS bit (bus collision detect sampling clock select)


Timer Aj: timer A3 when UART0; timer A4 when UART1; timer A0 when UART2
(2) UiSMR register ACSE bit (auto clear of transmit enable bit)


Note: BCNIC register when UART2.
(3) UiSMR register SSS bit (Transmit start condition select)

If SSS bit $=0$, the serial $\mathrm{I} / \mathrm{O}$ starts sending data one transfer clock cycle after the transmission enable condition is met.
Transfer clock


TxDi


If SSS bit $=1$, the serial I/O starts sending data at the rising edge (Note 1 ) of RxDi
CLKi

TxDi

RxDi


Note 1: The falling edge of RxDi when IOPOL=0; the rising edge of RxDi when IOPOL $=1$.
Note 2: The transmit condition must be met before the falling edge (Note 1) of RxD.
This diagram applies to the case where IOPOL=1 (reversed).
Figure 2.11.29. Bus Collision Detect Function-Related Bits

### 2.11.7 Special Mode 4 (SIM Mode) (UART2)

Based on UART mode, this is an SIM interface compatible mode. Direct and inverse formats can be implemented, and this mode allows to output a low from the TxD2 pin when a parity error is detected. Tables 2.11.17 lists the specifications of SIM mode. Table 2.11.18 lists the registers used in the SIM mode and the register values set.

Table 2.11.17. SIM Mode Specifications

| Item | Specification |
| :---: | :---: |
| Transfer data format | - Direct format <br> - Inverse format |
| Transfer clock | - U2MR register's CKDIR bit = "0" (internal clock) : fi/ 16(n+1) <br> $\mathrm{fi}=\mathrm{f} 1 \mathrm{SIO}, \mathrm{f} 2 \mathrm{SIO}, \mathrm{f} 8 \mathrm{SIO}, \mathrm{f} 32 \mathrm{sio} . \mathrm{n}$ : Setting value of U2BRG register 0016 to FF16 <br> - CKDIR bit = "1" (external clock) : fExT/16(n+1) <br> fEXT: Input from CLK2 pin. n: Setting value of U2BRG register 0016 to FF16 |
| Transmission start condition | - Before transmission can start, the following requirements must be met <br> - The TE bit of U2C1 register= 1 (transmission enabled) <br> - The TI bit of U2C1 register $=0$ (data present in U2TB register) |
| Reception start condition | - Before reception can start, the following requirements must be met <br> - The RE bit of U2C1 register= 1 (reception enabled) <br> - Start bit detection |
| Interrupt request generation timing (Note 2) | - For transmission <br> When the serial I/O finished sending data from the U2TB transfer register (U2IRS bit =1) <br> - For reception <br> When transferring data from the UART2 receive register to the U2RB register (at completion of reception) |
| Error detection | - Overrun error (Note 1) <br> This error occurs if the serial I/O started receiving the next data before reading the U2RB register and received the bit one before the last stop bit of the next data <br> - Framing error <br> This error occurs when the number of stop bits set is not detected <br> - Parity error <br> During reception, if a parity error is detected, parity error signal is output from the TxD2 pin. <br> During transmission, a parity error is detected by the level of input to the RxD2 pin when a transmission interrupt occurs <br> - Error sum flag <br> This flag is set (=1) when any of the overrun, framing, and parity errors is encountered |

Note 1: If an overrun error occurs, the value of U2RB register will be indeterminate. The IR bit of S2RIC register does not change.
Note 2: A transmit interrupt request is generated by setting the U2C1 register U2IRS bit to "1" (transmission complete) and U2ERE bit to "1" (error signal output) after reset. Therefore, when using SIM mode, be sure to clear the IR bit to "0" (no interrupt request) after setting these bits.

Table 2.11.18. Registers to Be Used and Settings in SIM Mode

| Register | Bit | Function |
| :---: | :---: | :---: |
| U2TB(Note) | 0 to 7 | Set transmission data |
| U2RB(Note) | 0 to 7 | Reception data can be read |
|  | OER,FER,PER,SUM | Error flag |
| U2BRG | 0 to 7 | Set a transfer rate |
| U2MR | SMD2 to SMD0 | Set to '1012' |
|  | CKDIR | Select the internal clock or external clock |
|  | STPS | Set to "0" |
|  | PRY | Set this bit to " 1 " for direct format or "0" for inverse format |
|  | PRYE | Set to "1" |
|  | IOPOL | Set to "0" |
| U2C0 | CLK1, CLK0 | Select the count source for the U2BRG register |
|  | CRS | Invalid because CRD=1 |
|  | TXEPT | Transmit register empty flag |
|  | CRD | Set to "1" |
|  | NCH | Set to "0" |
|  | CKPOL | Set to "0" |
|  | UFORM | Set this bit to "0" for direct format or "1" for inverse format |
| U2C1 | TE | Set this bit to "1" to enable transmission |
|  | TI | Transmit buffer empty flag |
|  | RE | Set this bit to "1" to enable reception |
|  | RI | Reception complete flag |
|  | U2IRS | Set to "1" |
|  | U2RRM | Set to "0" |
|  | U2LCH | Set this bit to "0" for direct format or "1" for inverse format |
|  | U2ERE | Set to "1" |
| U2SMR(Note) | 0 to 3 | Set to "0" |
| U2SMR2 | 0 to 7 | Set to "0" |
| U2SMR3 | 0 to 7 | Set to "0" |
| U2SMR4 | 0 to 7 | Set to "0" |

Note: Not all register bits are described above. Set those bits to " 0 " when writing to the registers in SIM mode.


Figure 2.11.30. Transmit and Receive Timing in SIM Mode

Figure 2.11.31 shows the example of connecting the SIM interface. Connect TXD2 and RxD2 and apply pull-up.


Figure 2.11.31. SIM Interface Connection

## (a) Parity Error Signal Output

The parity error signal is enabled by setting the U2C1 register's U2ERE bit to "1".

- When receiving

The parity error signal is output when a parity error is detected while receiving data. This is achieved by pulling the TxD2 output low with the timing shown in Figure 2.11.32. If the R2RB register is read while outputting a parity error signal, the PER bit is cleared to " 0 " and at the same time the TxD2 output is returned high.

- When transmitting

A transmission-finished interrupt request is generated at the falling edge of the transfer clock pulse that immediately follows the stop bit. Therefore, whether a parity signal has been returned can be determined by reading the port that shares the RxD2 pin in a transmission-finished interrupt service routine.


Figure 2.11.32. Parity Error Signal Output Timing
(b) Format

- Direct Format

Set the U2MR register's PRY bit to "1", U2C0 register's UFORM bit to "0" and U2C1 register's U2LCH bit to "0".

- Inverse Format

Set the PRY bit to "0", UFORM bit to " 1 " and U2LCH bit to " 1 ".
Figure 2.11.33 shows the SIM interface format.
(1) Direct format

(2) Inverse format


Figure 2.11.33. SIM Interface Format

### 2.11.8 SI/O3 and SI/O4

SI/O3 and SI/O4 are exclusive clock-synchronous serial I/Os.
Figure 2.11.34 shows the block diagram of $\mathrm{SI} / \mathrm{O} 3$ and $\mathrm{SI} / \mathrm{O} 4$, and Figure 2.11 .35 shows the $\mathrm{SI} / \mathrm{O} 3$ and $\mathrm{SI} / \mathrm{O} 4-$ related registers.
Table 2.11.19 shows the specifications of $\mathrm{SI} / \mathrm{O} 3$ and $\mathrm{SI} / \mathrm{O} 4$.


Figure 2.11.34. SI/O3 and SI/O4 Block Diagram

S I/Oi control register ( $\mathrm{i}=3,4$ ) (Note 1)


Note 1: Make sure this register is written to by the next instruction after setting the PRCR register's PRC2 bit to " 1 " (write enable).
Note 2: Set the SMi3 bit to " 1 " and the corresponding port direction bit to "0" (input mode).
Note 3: Set the SMi3 bit to "1" (Souti output, CLKi function).
Note 4: When the SMi2 bit is set to "1", the target pin goes to a high-impedance state regardless of which function of the pin is being used.

SI/Oi bit rate generator ( $\mathrm{i}=3,4$ ) (Notes 1,2 )

| b 7 b 0 | Symbol Address <br> S3BRG 036316 <br> S4BRG $0367{ }_{16}$ | After reset Indeterminate Indeterminate |  |
| :---: | :---: | :---: | :---: |
| , | Description | Setting range | RW |
|  | Assuming that set value $=\mathrm{n}, \mathrm{BRGi}$ divides the count source by $\mathrm{n}+1$ | 0016 to $\mathrm{FF}_{16}$ | WO |

Note 1: Write to this register while serial I/O is neither transmitting nor receiving.
Note 2: Use MOV instruction to write to this register.
SI/Oi transmit/receive register ( $\mathrm{i}=3,4$ ) (Note 1, 2)

| b7 b0 |  | $\begin{gathered} \text { Address } \\ 036016 \\ 036416 \end{gathered}$ | After reset Indeterminate Indeterminate |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Description |  |  | RW |
|  | Transmission/reception starts by writing transmit data to this register. After transmission/reception finishes, reception data can be read by reading this register. |  |  | RW |

Note 1: Write to this register while serial I/O is neither transmitting nor receiving.
Note 2: To receive data, set the corresponding port direction bit for Sini to "0" (input mode).

Figure 2.11.35. S3C and S4C Registers, S3BRG and S4BRG Registers, and S3TRR and S4TRR Registers

Table 2.11.19. SI/O3 and SI/O4 Specifications

| Item | Specification |
| :---: | :---: |
| Transfer data format | - Transfer data length: 8 bits |
| Transfer clock | - SiC (i=3, 4) register's SMi6 bit = "1" (internal clock) : fj/ 2( $\mathrm{n}+1$ ) $\mathrm{fj}=\mathrm{f1sIO}, \mathrm{f8SIO}, \mathrm{f} 32 \mathrm{sio} . \mathrm{n}=$ Setting value of SiBRG register 0016 to FF16. <br> - SMi6 bit = "0" (external clock) : Input from CLKi pin (Note 1) |
| Transmission/reception start condition | - Before transmission/reception can start, the following requirements must be met Write transmit data to the SiTRR register (Notes 2, 3) |
| Interrupt request generation timing | - When SiC register's SMi4 bit = 0 <br> The rising edge of the last transfer clock pulse (Note 4) <br> - When SMi4 = 1 <br> The falling edge of the last transfer clock pulse (Note 4) |
| CLKi pin fucntion | I/O port, transfer clock input, transfer clock output |
| Souti pin function | I/O port, transmit data output, high-impedance |
| SINi pin function | I/O port, receive data input |
| Select function | - LSB first or MSB first selection <br> Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7 can be selected <br> - Function for setting an Souti initial value set function When the SiC register's SMi6 bit = 0 (external clock), the Souti pin output level while not tranmitting can be selected. <br> - CLK polarity selection Whether transmit data is output/input timing at the rising edge or falling edge of transfer clock can be selected. |

Note 1: To set the SiC register's SMi6 bit to "0" (external clock), follow the procedure described below.

- If the SiC register's $\mathrm{SMi4}$ bit $=0$, write transmit data to the SiTRR register while input on the CLKi pin is high. The same applies when rewriting the SiC register's SMi 7 bit.
- If the SMi4 bit = 1, write transmit data to the SiTRR register while input on the CLKi pin is low. The same applies when rewriting the SMi 7 bit.
- Because shift operation continues as long as the transfer clock is supplied to the SI/Oi circuit, stop the transfer clock after supplying eight pulses. If the SMi6 bit = 1 (internal clock), the transfer clock automatically stops.
Note 2: Unlike UART0 to UART2, $\mathrm{SI} / \mathrm{Oi}(\mathrm{i}=3$ to 4$)$ is not separated between the transfer register and buffer. Therefore, do not write the next transmit data to the SiTRR register during transmission.
Note 3: When the SiC register's SMi6 bit = 1 (internal clock), Souti retains the last data for a $1 / 2$ transfer clock period after completion of transfer and, thereafter, goes to a high-impedance state. However, if transmit data is written to the SiTRR register during this period, Souti immediately goes to a high-impedance state, with the data hold time thereby reduced.
Note 4: When the SiC register's SMi6 bit = 1 (internal clock), the transfer clock stops in the high state if the SMi4 bit $=0$, or stops in the low state if the $\mathrm{SMi4}$ bit $=1$.
(a) SI/Oi Operation Timing

Figure 2.11.36 shows the SI/Oi operation timing


Figure 2.11.36. SI/Oi Operation Timing

## (b) CLK Polarity Selection

The SiC register's $\mathrm{SMi4}$ bit allows selection of the polarity of the transfer clock. Figure 2.11 .37 shows the polarity of the transfer clock.
(1) When SiC register's SMi 4 bit $=$ " 0 "

(2) When SiC register's $\mathrm{SMi4}$ bit $=$ " 1 "

i=3 and 4
Note 1: This diagram applies to the case where the SiC register bits are set as follows: SMi5=0 (LSB first) and SMi6=1 (internal clock)
Note 2: When the SMi6 bit=1 (internal clock), a high level is output from the CLKi pin if not transferring data.
Note 3: When the SMi6 bit=1 (internal clock), a low level is output from the CLKi pin if not transferring data.

Figure 2.11.37. Polarity of Transfer Clock

## (c) Functions for Setting an Souti Initial Value

If the SiC register's SMi 6 bit $=0$ (external clock), the SOUTi pin output can be fixed high or low when not transferring. Figure 2.11 .38 shows the timing chart for setting an Souti initial value and how to set it.
(Example) When "H" selected for Souti initial value (Note 1)


Note 1: This diagram applies to the case where the SiC register bits are set as follows: SMi2=0 (SOUTi output), SMi5=0 (LSB first) and SMi6=0 (external clock)
Note 2: Souti can only be initialized when input on the CLKi pin is in the high state if the SiC register's $\mathrm{SMi4}$ bit $=0$ (transmit data output at the falling edge of the transfer clock) or in the low state if the SMi 4 bit = 1 (transmit data output at the rising edge of the transfer clock).
Note 3: If the SMi6 bit = 1 (internal clock) or if the SMi2 bit = 1 (Sout output disabled), this output goes to the high-impedance state.

Figure 2.11.38. Souti's Initial Value Setting

### 2.12 A-D Converter

The microcomputer contains one A-D converter circuit based on 8-bit successive approximation method configured with a capacitive-coupling amplifier. The analog inputs share the pins with P100 to P107, P95 and P96. Similarly, ADTRG input shares the pin with P97. Therefore, when using these inputs, make sure the corresponding port direction bits are set to " 0 " (= input mode).
When not using the A-D converter, set the VCUT bit to " 0 " (= Vref unconnected), so that no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip.
The A-D conversion result is stored in the ADi register bits for ANi, ANOi pins ( $\mathrm{i}=0$ to 7 ).
Table 2.12.1 shows the performance of the A-D converter. Figure 2.12 .1 shows the block diagram of the A-D converter, and Figures 2.12 .2 and 2.12 .3 show the A-D converter-related registers.

Table 2.12.1. Performance of A-D Converter

| Item | Performance |
| :---: | :---: |
| Method of A-D conversion | Successive approximation (capacitive coupling amplifier) |
| Analog input voltage (Note 1) | OV to AVcc (Vcc) |
| Operating clock ¢AD (Note 2) | $\mathrm{fAD} / \mathrm{divide}-\mathrm{by}-2$ of $\mathrm{fAD} /$ divide-by-3 of $\mathrm{fAD} /$ divide-by-4 of $\mathrm{fAD} /$ divide-by- 6 of $f A D /$ divide-by- 12 of fAD |
| Resolution | 8-bit |
| Integral nonlinearity error | When $\mathrm{AVcC}=\mathrm{VREF}=5 \mathrm{~V}$ <br> - With 8-bit resolution: $\pm 3$ LSB <br> - ANEX0 and ANEX1 input (including mode in which external operation amp is connected) : $\pm 4$ LSB |
| Operating modes | One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0, and repeat sweep mode 1 |
| Analog input pins | 8 pins (ANo to AN7) +2 pins (ANEX0 and ANEX1) |
| A-D conversion start condition | - Software trigger <br> The ADCON0 register's ADST bit is set to "1" (A-D conversion starts) <br> - External trigger (retriggerable) <br> Input on the ADTRG pin changes state from high to low after the ADST bit is set to "1" (A-D conversion starts) |
| Conversion speed per pin | - Without sample and hold function 8-bit resolution: 49 фAD cycles <br> - With sample and hold function 8-bit resolution: 28 AAD cycles |

Note 1: Does not depend on use of sample and hold function.
Note 2: The fAD frequency must be 10 MHz or less.
Without sample-and-hold function, limit the fAD frequency to 250 kHz or less.
With the sample and hold function, limit the fAD frequency to 1 MHz or less.


Figure 2.12.1. A-D Converter Block Diagram

## A-D control register 0 (Note)



Note: If the ADCONO register is rewritten during A-D conversion, the conversion result will be indeterminate.

A-D control register 1 (Note 1)


Note 1: If the ADCON1 register is rewritten during A-D conversion, the conversion result will be indeterminate.
Note 2: If the VCUT bit is reset from " 0 " (Vref unconnected) to " 1 " (Vref connected), wait for $1 \mu \mathrm{~s}$ or more before starting A-D conversion.
Figure 2.12.2. ADCON0 to ADCON1 Registers

## A-D control register 2 (Note 1)



Note 1: If the ADCON2 register is rewritten during A-D conversion, the conversion result will be indeterminate.
Note 2: The ØAD frequency must be 10 MHz or less. The selected $\varnothing_{A D}$ frequency is determined by a combination of the ADCON0 register's CKS0 bit, ADCON1 register's CKS1 bit, and ADCON2 register's CKS2 bit.

| CKS0 | CKS1 | CKS2 | $\emptyset_{A D}$ |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Divide-by-4 of $f A D$ |
| 0 | 0 | 1 | Divide-by-2 of $f A D$ |
| 0 | 1 | 0 | $f_{A D}$ |
| 0 | 1 | 1 |  |
| 1 | 0 | 0 | Ddivide-by-12 of fAD |
| 1 | 0 | 1 | Divide-by-6 of fAD |
| 1 | 1 | 0 | Divide-by-3 of fAD |
| 1 | 1 | 1 |  |

A-D register $\mathrm{i}(\mathrm{i}=0$ to 7 )

| Symbol | Address |
| :--- | :--- |
| AD0 | 03C016 |
| AD1 | 03C216 |
| AD2 | 03C416 |
| AD3 | 03C616 |
| AD4 | 03C816 |
| AD5 | 03CA16 |
| AD6 | 03CC16 |
| AD7 | 03CE16 |

After reset Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate


03CE16

| Function | RW |
| :--- | :--- |
| A-D conversion result | RO |

Figure 2.12.3. ADCON2 Register, and AD0 to AD7 Registers

## (1) One-shot Mode

In this mode, the input voltage on one selected pin is A-D converted once. Table 2.12.2 shows the specifications of one-shot mode. Figure 2.12.4 shows the ADCONO to ADCON1 registers in one-shot mode.
Table 2.12.2. One-shot Mode Specifications

| Item | Specification |
| :--- | :--- |
| Function | The input voltage on one pin selected by the ADCONO register's CH2 to CH0 <br> bits and the ADCON1 register's OPA1 to OPA0 bits is A-D converted once. |
| A-D conversion start condition | - When the ADCON0 register's TRG bit is "0" (software trigger) <br> The ADCONO register's ADST bit is set to "1" (A-D conversion starts) <br> - When the TRG bit is "1" ( $\overline{\text { ADTRG trigger) }}$ <br> Input on the ADTRG pin changes state from high to low after the ADST bit is <br> set to "1" (A-D conversion starts) |
| A-D conversion stop condtision | - Completion of A-D conversion (If a software trigger is selected, the ADST bit <br> is cleared to "0" (A-D conversion halted).) <br> - Set the ADST bit to "0" |
| Interrupt request generation timing | Completion of A-D conversion |
| Analog input pin | Select one pin from ANo to AN7, ANEX0 to ANEX1 |
| Reading of result of A-D converter | Read one of the AD0 to AD7 registers that corresponds to the selected pin |

## A-D control register 0 (Note 1)



Note 1: If the ADCON0 register is rewritten during A-D conversion, the conversion result will be indeterminate.
Note 2: After rewriting the MD1 to MD0 bits, set the CH 2 to CH 0 bits over again using another instruction.

## A-D control register 1 (Note)



Note 1: If the ADCON1 register is rewritten during A-D conversion, the conversion result will be indeterminate.
Note 2: If the VCUT bit is reset from " 0 " (Vref unconnected) to " 1 " (Vref connected), wait for $1 \mu \mathrm{~s}$ or more before starting A-D conversion.

Figure 2.12.4. ADCON0 Register and ADCON1 Register (One-shot Mode)

## (2) Repeat mode

In this mode, the input voltage on one selected pin is A-D converted repeatedly. Table 2.12 .3 shows the specifications of repeat mode. Figure 2.12 .5 shows the ADCON0 to ADCON1 registers in repeat mode.

Table 2.12.3. Repeat Mode Specifications

| Item | Specification |
| :--- | :--- |
| Function | The input voltage on one pin selected by the ADCON0 register's CH2 to CH0 <br> bits and the ADCON1 register's OPA1 to OPA0 bits is A-D converted <br> repeatdly. |
| A-D conversion start condition | - When the ADCON0 register's TRG bit is "0" (software trigger) <br> The ADCON0 register's ADST bit is set to "1" (A-D conversion starts) <br> - When the TRG bit is "1" (ADTRG trigger) <br> Input on the ADTRG pin changes state from high to low after the ADST bit is <br> set to "1" (A-D conversion starts) |
| A-D conversion stop condtision | Set the ADST bit to "0" (A-D conversion halted) |
| Interrupt request generation timing | None generated |
| Analog input pin | Select one pin from ANo to AN7, ANEX0 to ANEX1 |
| Reading of result of A-D converter | Read one of the AD0 to AD7 registers that corresponds to the selected pin |

A-D control register 0 (Note 1)


Note 1: If the ADCON0 register is rewritten during A-D conversion, the conversion result will be indeterminate.
Note 2: After rewriting the MD1 to MD0 bits, set the CH 2 to CH 0 bits over again using another instruction.

A-D control register 1 (Note)


Note 1: If the ADCON1 register is rewritten during A-D conversion, the conversion result will be indeterminate.
Note 2: If the VCUT bit is reset from " 0 " (Vref unconnected) to " 1 " (Vref connected), wait for $1 \mu \mathrm{~s}$ or more before starting A-D conversion.

Figure 2.12.5. ADCON0 Register and ADCON1 Register (Repeat Mode)

## (3) Single Sweep Mode

In this mode, the input voltages on selected pins are A-D converted, one pin at a time. Table 2.12 .4 shows the specifications of single sweep mode. Figure 2.12 .6 shows the ADCON0 to ADCON1 registers in single sweep mode.

## Table 2.12.4. Single Sweep Mode Specifications

| Item | Specification |
| :--- | :--- |
| Function | The input voltages on pins selected by the ADCON1 register's SCAN1 to <br> SCAN0 bits are A-D converted, one pin at a time. |
| A-D conversion start condition | - When the ADCON0 register's TRG bit is "0" (software trigger) <br> The ADCON0 register's ADST bit is set to "1" (A-D conversion starts) <br> - When the TRG bit is "1" (ADTRG trigger) <br> Input on the ADTRG pin changes state from high to low after the ADST bit is <br> set to "1" (A-D conversion starts) |
| A-D conversion stop condtision | - Completion of A-D conversion (If a software trigger is selected, the ADST bit <br> is cleared to "0" (A-D conversion halted).) <br> - Set the ADST bit to "0" |
| Interrupt request generation timing | Completion of A-D conversion |
| Analog input pin | Select from ANo to AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins), AN0 <br> to AN7 (8 pins) |
| Reading of result of A-D converter | Read one of the AD0 to AD7 registers that corresponds to the selected pin |

## A-D control register 0 (Note)



Note: If the ADCONO register is rewritten during A-D conversion, the conversion result will be indeterminate.

A-D control register 1 (Note 1)


Note 1: If the ADCON1 register is rewritten during A-D conversion, the conversion result will be indeterminate.
Note 2: If the VCUT bit is reset from " 0 " (Vref unconnected) to " 1 " (Vref connected), wait for $1 \mu \mathrm{~s}$ or more before starting A-D conversion.

Figure 2.12.6. ADCON0 Register and ADCON1 Register (Single Sweep Mode)

## (4) Repeat Sweep Mode 0

In this mode, the input voltages on selected pins are A-D converted repeatedly. Table 2.12 .5 shows the specifications of repeat sweep mode 0 . Figure 2.12 .7 shows the ADCON0 to ADCON1 registers in repeat sweep mode 0.

Table 2.12.5. Repeat Sweep Mode 0 Specifications

| Item | Specification |
| :--- | :--- |
| Function | The input voltages on pins selected by the ADCON1 register's SCAN1 to <br> SCAN0 bits are A-D converted repeatdly. |
| A-D conversion start condition | - When the ADCON0 register's TRG bit is "0" (software trigger) <br> The ADCONO register's ADST bit is set to "1" (A-D conversion starts) <br> - When the TRG bit is "1" (ADTRG trigger) <br> Input on the ADTRG pin changes state from high to low after the ADST bit is <br> set to "1" (A-D conversion starts) |
| A-D conversion stop condtision | Set the ADST bit to "0" (A-D conversion halted) |
| Interrupt request generation timing | None generated |
| Analog input pin | Select from ANo to AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins), ANo <br> to AN7 (8 pins) |
| Reading of result of A-D converter | Read one of the AD0 to AD7 registers that corresponds to the selected pin |

## A-D control register 0 (Note)



Note: If the ADCON0 register is rewritten during A-D conversion, the conversion result will be indeterminate.

## A-D control register 1 (Note 1)



Note 1: If the ADCON1 register is rewritten during A-D conversion, the conversion result will be indeterminate.
Note 2: If the VCUT bit is reset from " 0 " (Vref unconnected) to "1" (Vref connected), wait for $1 \mu \mathrm{~s}$ or more before starting A-D conversion.

Figure 2.12.7. ADCON0 Register and ADCON1 Registers (Repeat Sweep Mode 0)

## (5) Repeat Sweep Mode 1

In this mode, the input voltages on all pins are A-D converted repeatedly, with priority given to the selected pins. Table 2.12 .6 shows the specifications of repeat sweep mode 1 . Figure 2.12 .8 shows the ADCON0 to ADCON1 registers in repeat sweep mode 1.

Table 2.12.6. Repeat Sweep Mode 1 Specifications

| Item | Specification |
| :---: | :---: |
| Function | The input voltages on all selected pins are A-D converted repeatdly, with priority given to pins selected by the ADCON1 register's SCAN1 to SCAN0 bits. Example : If ANo selected, input voltages are A-D converted in order of $\mathrm{AN} 0 \rightarrow \mathrm{AN} 1 \rightarrow \mathrm{AN} 0 \rightarrow \mathrm{AN} 2 \rightarrow \mathrm{ANo} \rightarrow \mathrm{AN} 3$, and so on. |
| A-D conversion start condition | - When the ADCON0 register's TRG bit is " 0 " (software trigger) <br> The ADCON0 register's ADST bit is set to "1" (A-D conversion starts) <br> - When the TRG bit is " 1 " ( $\overline{\mathrm{ADTRG}}$ trigger) Input on the $\overline{A D T R G}$ pin changes state from high to low after the ADST bit is set to "1" (A-D conversion starts) |
| A-D conversion stop condtision | Set the ADST bit to "0" (A-D conversion halted) |
| Interrupt request generation timing | None generated |
| Analog input pins to be given priority when A-D converted | Select from ANo (1 pins), ANo to AN1 (2 pins), ANo to AN2 (3 pins), ANo to AN3 (4 pins) |
| Reading of result of A-D converter | Read one of the AD0 to AD7 registers that corresponds to the selected pin |

A-D control register 0 (Note)


Note: If the ADCONO register is rewritten during A-D conversion, the conversion result will be indeterminate.
A-D control register 1 (Note 1)


Note 1: If the ADCON1 register is rewritten during A-D conversion, the conversion result will be indeterminate.
Note 2: If the VCUT bit is reset from " 0 " (Vref unconnected) to " 1 " (Vref connected), wait for $1 \mu \mathrm{~s}$ or more before starting A-D conversion.

Figure 2.12.8. ADCONO Register and ADCON1 Register (Repeat Sweep Mode 1)

## (a) Sample and Hold

If the ADCON2 register's SMP bit is set to "1" (with sample-and-hold), the conversion speed per pin is increased to 28 ØAD cycles for 8 -bit resolution. Sample-and-hold is effective in all operation modes. Select whether or not to use the sample-and-hold function before starting A-D conversion.

## (b) Extended Analog Input Pins

In one-shot and repeat modes, the ANEX0 and ANEX1 pins can be used as analog input pins. Use the ADCON1 register's OPA1 to OPA0 bits to select whether or not use ANEX0 and ANEX1.
The A-D conversion results of ANEX0 and ANEX1 inputs are stored in the AD0 and AD1 registers, respectively.

## (c) External Operation Amp Connection Mode

Multiple analog inputs can be amplified using a single external op-amp via the ANXE0 and ANEX1 pins. Set the ADCON1 register's OPA1 OPA0 bits to '112' (external op-amp connection mode). The inputs from ANi $(i=0$ to 7 ) are output from the ANEX0 pin. Amplify this output with an external op-amp before sending it back to the ANEX1 pin. The A-D conversion result is stored in the corresponding ADi register. The A-D conversion speed depends on the response characteristics of the external op-amp. Note that the ANXEO and ANEX1 pins cannot be directly connected to each other. Figure 2.12 .9 is an example of how to connect the pins in external operation amp.


Figure 2.12.9. External Op-amp Connection

## (d) Current Consumption Reducing Function

When not using the A-D converter, its resistor ladder and reference voltage input pin (Vref) can be separated using the ADCON1 register's VCUT bit. When separated, no current will flow from the Vref pin into the resistor ladder, helping to reduce the power consumption of the chip.
To use the A-D converter, set the VCUT bit to "1" (VreF connected) and then set the ADCON0 register's ADST bit to " 1 " (A-D conversion start). The VCUT and ADST bits cannot be set to " 1 " at the same time. Nor can the VCUT bit be set to "0" (VREF unconnected) during A-D conversion.

## (e) Analog Input Pin and External Sensor Equivalent Circuit Example

Figure 2.12 .10 shows analog input pin and external sensor equivalent circuit example.


Figure 2.12.10. Analog Input Pin and External Sensor Equivalent Circuit

## (f) Caution of Using A-D Converter

(1) Make sure the port direction bits for those pins that are used as analog inputs are set to " 0 " (input mode). Also, if the ADCONO register's TGR bit = 1 (external trigger), make sure the port direction bit for the ADTRG pin is set to " 0 " (input mode).
(2) When using key input interrupts, do not use any of the four AN4 to AN7 pins as analog inputs. (A key input interrupt request is generated when the A-D input voltage goes low.)
(3) To prevent noise-induced device malfunction or latchup, as well as to reduce conversion errors, insert capacitors between the AVcc, Vref, and analog input pins (ANi (i=0 to 7)) each and the AVss pin. Similarly, insert a capacitor between the Vcc pin and the Vss pin. Figure 2.12.11 is an example connection of each pin.
(4) If the CPU reads the ADi register ( $\mathrm{i}=0$ to 7 ) at the same time the conversion result is stored in the ADi register after completion of A-D conversion, an incorrect value may be stored in the ADi register. This problem occurs when a divide-by-n clock derived from the main clock or a subclock is selected for CPU clock.

- When operating in one-shot or single-sweep mode

Check to see that A-D conversion is completed before reading the target ADi register. (Check the IR bit in the ADIC register to see if A-D conversion is completed.)

- When operating in repeat mode or repeat sweep mode 0 or 1

Use the main clock for CPU clock directly without dividing it.
(5) If A-D conversion is forcibly terminated while in progress by setting the ADCONO register's ADST bit to " 0 " ( $A-D$ conversion halted), the conversion result of the A-D converter is indeterminate. The contents of ADi registers irrelevant to A-D conversion may also become indeterminate. If while A-D conversion is underway the ADST bit is cleared to "0" in a program, ignore the values of all ADi registers.


ANi: ANi (i=0 to 7)
Note 1: $\mathrm{C} 1 \geq 0.47 \mu \mathrm{~F}, \mathrm{C} 2 \geq 0.47 \mu \mathrm{~F}, \mathrm{C} 3 \geq 100 \mathrm{pF}, \mathrm{C} 4 \geq 0.1 \mu \mathrm{~F}, \mathrm{C} 5 \geq 0.1 \mu \mathrm{~F}$ (reference)
Note 2: Use thick and shortest possible wiring to connect capacitors.

Figure 2.12.11. Vcc, Vss, AVcc, AVss, Vref and ANi Connection

### 2.13 CRC Calculation

The Cyclic Redundancy Check (CRC) operation detects an error in data blocks. The microcomputer uses a generator polynomial of CRC_CCITT ( $X^{16}+X^{12}+X^{5}+1$ ) to generate CRC code.
The CRC code consists of 16 bits which are generated for each data block in given length, separated in 8 bit units. After the initial value is set in the CRCD register, the CRC code is set in that register each time one byte of data is written to the CRCIN register. CRC code generation for one-byte data is finished in two cycles.
Figure 2.13 .1 shows the block diagram of the CRC circuit. Figure 2.13 .2 shows the CRC-related registers. Figure 2.13 .3 shows the calculation example using the CRC operation.


Figure 2.13.1. CRC Circuit Block Diagram

CRC data register


CRC input register


Figure 2.13.2. CRCD Register and CRCIN Register

## Setup procedure and CRC operation when generating CRC code "80C416"

(a) CRC operation performed by the M16C

CRC code: Remainder of a division in which the value written to the CRCIN register with its bit positions reversed is divided by the generator polynomial
Generator polynomial: $X^{16}+X^{12}+X^{5}+1(100010000001000012)$
(b) Setting procedure
(1) Reverse the bit positions of the value " 80 C 416 " bytewise in a program. " 8016 " $\rightarrow$ "0116", "C416" $\rightarrow$ "2316"
(2) Write 000016 (initial value) $\square$ CRCD register
(3) Write 0116
 CRCIN register
Two cycles later, the CRC code for "8016," i.e., 918816, has its bit positions reversed to become " 118916 " which is stored in the CRCD register.

CRCD register
(4) Write 2316
 CRCIN register
Two cycles later, the CRC code for "80C416," i.e., 825016, has its bit positions reversed to become "OA4116" which is stored in the CRCD register.

CRCD register
(c) Details of CRC operation

In the case of (3) above, the value written to the CRCIN register "0116 (000000012)" has its bit positions reversed to become "100000002." The value "1000 000000000000000000002 " derived from that by adding 16 digits and the CRCD register's initial value " 000016 " are added, the result of which is divided by the generator polynomial using modulo-2 arithmetic.


The value "0001 0001100010012 (118916)" derived from the remainder "1001 0001100010002 (918816)" by reversing its bit positions may be read from the CRCD register.

If operation (4) above is performed subsequently, the value written to the CRCIN register "2316 (001000112)" has its bit positions reversed to become " 110001002 . The value "1100 010000000000000000002 " derived from that by adding 16 digits and the remainder in (3) "1001 00011000 10002" which is left in the CRCD register are added, the result of which is divided by the generator polynomial using modulo-2 arithmetic.
The value "0000 1010010000012 (0A4116)" derived from the remainder by reversing its bit positions may be read from the CRCD register.

Figure 2.13.3. CRC Calculation

### 2.14 Expansion Function

### 2.14.1 Expansion function description

Expansion function cousists of CRC operation function, data slice function and humming decoder function. Each function is controled by expansion memories.
(1) CRC operation function

It performs error detection of a code, and error correction.
(2) Data slice function

It performs data acquisition to get such format data as below.
Hardware : TELETEXT, PDC, VPS, VBI, EPG-J, XDS and WSS
Software : CCD, WSS and VBI-ID
(3) Humming decoder function

It performs $8 / 4$ humming and 24/18 humming


Figure 2.14.1 Block diagram of expansion function

### 2.14.2 Expansion memory

Expansion function memory is divided by 3 patterns ; Slice RAM, CRC registers and expansion registers (Humming decoder operates by the register placed on SFR). Data writing and read out to the Slice RAM, CRC registers and the expansion registers are carried out per 16 bit unit by the data setting register (addresses 020E16, 021016, 021216, 021416, 021616 and 021816) placed on SFR. Contents of each memory and data setting register are shown in Table 2.14.1.

Table 2.14.1 Expansion memory composition

| Expansion memory | Contents | Data setting register |
| :--- | :--- | :--- |
| Slice RAM | This register holds acquired data. | Slice RAM address control register (020E16) <br> Slice RAM data control register (021016) |
| CRC register | This register controls a set up generation <br> polynomial and code data. | CRC register address control register (021216) <br> CRC register data control register (021416) |
| Expansion register | This register performs data slicer control and <br> VBI encoder control. | Expansion register address control register (021616) <br> Expansion register data control register (021816) |

### 2.14.3 Slice RAM

Slice RAM stores 18 -line slice data. There are several types of Slice data : PDC, VPS, VBI, XDS, WSS, etc. All data are stored to addresses which corresponds to slice line (ex. 22 line' data is stored to addresses 20016 to 21716 ). 24 addresses (SR00x to SR17x) are prepared for 1 line, slice data is stored in order from LSB side. Then, slice data and field information are stored to the top address of each line.
Slice RAM composition is shown in Table 2.14.2.
Table 2.14.2 Slice RAM composition

| Slice RAM addresses (SA9 to SA0) | SD15 | SD14 | SD13 | SD12 | SD11 | SD10 | SD9 | SD8 | SD7 | SD6 | SD5 | SD4 | SD3 | SD2 | SD1 | SD0 | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00016 | SR00F | SR00E | SR00D | SR00C | SR00B | SR00A | SR009 | SR008 | SR007 | SR006 | SR005 | SR004 | SR003 | SR002 | SR001 | SR000 | 6th line or 318th line |
| $00116$ | SR01F | SR01E | SR01D | SR01C\| | SR01B | SR01A | \|SR019 | SR018 | SR017 | SR016 | SR015 | SR014 | SR013 | SR012 | SR011 | SR010 | slice data |
| 01616 | SR16F | SR16E | SR16D | SR16C | SR16B | SR16A | SR169 | SR168 | SR167 | SR166 | SR165 | SR164 | SR163 | SR162 | SR161 | SR160 |  |
| 01716 | SR17F | SR17E | SR17D | SR17C | SR17B | SR17A | SR179 | SR178 | SR177 | SR176 | SR175 | SR174 | SR173 | SR172 | SR171 | SR170 |  |
| $01816$ |  |  |  |  |  |  |  | Unus | ed area |  |  |  |  |  |  |  |  |
| 01F16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{gathered} \hline 02016 \\ \vdots \\ 03716 \end{gathered}$ | SR00F $\vdots$ SR17F |  | SR00D $\vdots$ SR17D | SR00C $\vdots$ SR17C | SR00B $\vdots$ SR17B | SR00A $\vdots$ SR17A | SR009 $\vdots$ SR179 | SR008 $\vdots$ SR178 | SR007 $\vdots$ SR177 | SR006 $\vdots$ SR176 |  | $\left\lvert\, \begin{gathered}\text { SR004 } \\ \vdots \\ \text { SR174 }\end{gathered}\right.$ | SR003 <br> SR173 | SR002 <br> SR172 | SR001 <br> SR171 |  | 7th line or 319th line slice data |
| $\begin{gathered} 04016 \\ \vdots \\ 1 F 716 \end{gathered}$ |  |  |  |  |  |  |  | : |  |  |  |  |  |  |  |  | 8th line to 21th line or 320th line to 333 line slice data |
| $\begin{gathered} 20016 \\ \vdots \\ 21716 \end{gathered}$ | $\begin{gathered} \text { SR00F } \\ \vdots \\ \text { SR17F } \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { SR00E } \\ \vdots \\ \text { SR17E } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { SR00D } \\ \vdots \\ \text { SR17D } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { SR00C } \\ \vdots \\ \text { SR17C } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { SR00B } \\ \vdots \\ \text { SR17B } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { SR00A } \\ \vdots \\ \text { SR17A } \\ \hline \end{array}$ | $\begin{gathered} \text { SR009 } \\ \vdots \\ \text { SR179 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { SR008 } \\ \vdots \\ \text { SR178 } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { SR007 } \\ \vdots \\ \text { SR177 } \end{array}$ | $\begin{array}{\|c\|c\|} \hline \text { SR006 } \\ \vdots \\ \text { SR176 } \\ \hline \end{array}$ | $\begin{gathered} \hline \text { SR005 } \\ \vdots \\ \text { SR175 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { SR004 } \\ \vdots \\ \text { SR174 } \\ \hline \end{array}$ | $\begin{gathered} \text { SR003 } \\ \vdots \\ \text { SR173 } \end{gathered}$ | $\begin{gathered} \text { SR002 } \\ \vdots \\ \text { SR172 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { SR001 } \\ \vdots \\ \text { SR171 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { SR000 } \\ \vdots \\ \text { SR170 } \\ \hline \end{array}$ | 22th line or 334th line slice data |
| $\begin{gathered} 22016 \\ \vdots \\ 23716 \end{gathered}$ | $\begin{array}{\|c} \text { SR00F } \\ \vdots \\ \text { SR17F } \end{array}$ | $\begin{array}{\|c\|} \hline \text { SR00E } \\ \vdots \\ \text { SR17E } \end{array}$ | $\begin{array}{\|c\|} \hline \text { SR00D } \\ \vdots \\ \text { SR17D } \end{array}$ | $\begin{array}{\|c\|} \hline \text { SR00C } \\ \vdots \\ \text { SR17C } \end{array}$ | $\left.\begin{array}{\|c} \hline \text { SR00B } \\ \vdots \\ \text { SR17B } \end{array} \right\rvert\,$ | $\begin{array}{\|c\|} \hline \text { SR00A } \\ \vdots \\ \text { SR17A } \end{array}$ | $\begin{array}{\|c} \hline \text { SR009 } \\ \vdots \\ \text { SR179 } \end{array}$ | $\begin{gathered} \text { SR008 } \\ \vdots \\ \text { SR178 } \end{gathered}$ | $\begin{array}{\|c} \hline \text { SR007 } \\ \vdots \\ \text { SR177 } \end{array}$ | $\begin{array}{\|c} \hline \text { SR006 } \\ \vdots \\ \text { SR176 } \end{array}$ | $\begin{gathered} \hline \text { SR005 } \\ \vdots \\ \text { SR175 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { SR004 } \\ \vdots \\ \text { SR174 } \end{array}$ | $\begin{gathered} \text { SR003 } \\ \vdots \\ \text { SR173 } \end{gathered}$ | $\begin{gathered} \text { SR002 } \\ \vdots \\ \text { SR172 } \end{gathered}$ | $\begin{gathered} \text { SR001 } \\ \vdots \\ \text { SR171 } \end{gathered}$ | $\begin{array}{\|c} \hline \text { SR000 } \\ \vdots \\ \text { SR170 } \end{array}$ | 23th line or 335th line slice data |

For accessing to Slice RAM data, set accessing address (SA9 to SAO) (shown in Table 2.14.2) to Slice RAM address control register (address 020E16 ). Then read out data from Slice RAM data control register (address 021016 ). When end the data reading, Slice RAM address control register increments address automatically. Then, next address data reading is possible. Do not access to unused area of each character codes. Must set address to each line because unused area has no address' automatically increment.
Slice RAM bit composition is shown in Figure 2.14.2, Slice RAM access registers are shown in Figure 2.14.3 and Slice RAM access block diagram is shown in Figure 2.14.4.

The each head address of the address is corresponded to slice line following slice information.

|  | SR00F to SR004 | SR003 | SR002 | SR001 | SR000 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Line register 1 | 0 | field $^{*}$ (Note) | 0 | 0 | 1 |
| Line register 2 | 0 | field $^{*}$ (Note) | 0 | 1 | 0 |
| Line register 3 | 0 | field $^{*}$ (Note) | 0 | 0 | 1 |
| Other | 0 | 0 | 0 | 0 | 0 |

Note : * the first field : 1
the second field : 0
(1) PDC

In case of the PDC data, 16 bits (2 data) are stored for the 1 address from the LSB side.


SR16x to SR17x are unused area.
(2) VPS

In case of the VPS data or the VBI data, 8 bits (a data) are stored for an address from the LSB side.
Low-order 8 bits hold the slice data. And, high-order 8 bits hold warning bit, when the send data is not recognized as bi-phase
type.
The case of bi-phase data $=" 1,0$ " or " 0,1 " (the bi-phase type) becomes " 0 " for this warning bit, and it becomes " 1 " in bi-phase data $=" 0,0$ " or " 1,1 " (it is not the bi-phase type). (For example, bi-phase data of SR011 is " 0,0 " or " 1,1 ", " 1 " is set to SR019.)


SR0Ex to SR17x are unused area.
(3) VBI


Figure 2.14.2 Slice RAM bit composition

Slice RAM address control register


Note 1: When access to Slice RAM, Slice RAM address control register (021016) should be set at first.
Slice RAM address control register increments by accessing Slice RAM
data control register. So, it is not neccesary to setting the next Slice RAM address.
Note 2 : When read Slice RAM data by software during slicer operation, access to Slice RAM after 1 horizontal synchronous period from the completion of a SLICEON output (refer to 2.14.6 Expansion Register Construction Composition for a SLICEON output period).

Slice RAM data control register


Note : Data access must be 16 -bit unit. 8 -bit unit access is disable.
Figure 2.14.3 Slice RAM access registers


Figure 2.14.4 Slice RAM access block diagram

### 2.14.4 CRC Operation Circuit (EPG-J)

CRC operation circuit (EPG-J) is a circuit for performing error detection and error correction by the 272-190 shortening difference set cyclic code which is a coding system in a data multiplex broadcast. CRC register consists of registers shown in Figure 2.14.5. CRC register can perform error detection and error correction by majority logic by setting up a generator polinomial, code data, etc. CRC register composition is shown in Table 2.14.3.

Table 2.14.3 CRC register composition

| ${ }^{\text {Ca3 } 30 \mathrm{CaO}}$ | CD15 | CD14 | CD13 | CD12 | CD11 | CD10 | CD9 | CD8 | CD7 | CD6 | CD5 | CD4 | CD3 | CD2 | CD1 | CD0 | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0016 | DAOUT15 | DAOUT14 | DAOUT13 | DAOUT12 | DAOUT11 | DAOUT10 | DAOUT9 | DAOUT8 | DAOUT7 | DAOUT6 | DAOUT5 | DAOUT4 | DAOUT3 | DAOUT2 | DAOUT1 | DAOUTO |  |
| 0116 |  |  |  |  |  | CRC_ERR10 | CRC_ERR09 | CRC_ERR08 | CRC_ERR07 | CRC_ERR06 | CRC_ERR05 | CRC_ERR04 | CRC_ERRO3 | CRC_ERR02 | CRC_ERR01 | CRC_ERR00 |  |
| 0216 | CRC_66 | CRC_67 | CRC_68 | CRC_69 | CRC_70 | CRC 71 | CRC 72 | CRC 73 | CRC_74 | CRC_75 | CRC_76 | CRC_77 | CRC_78 | CRC_79 | CRC_80 | CRC_81 |  |
| 0316 | CRC_50 | CRC_51 | CRC_52 | CRC_53 | CRC 54 | CRC_5 | CRC 56 | CRC 57 | CRC 58 | CRC_59 | CRC_60 | CRC_61 | CRC_62 | CRC_63 | CRC_64 | CRC 665 |  |
| 0416 | CRC 34 | CRC_35 | CRC_36 | CRC_37 | CRC_38 | CRC_39 | CRC_40 | CRC_41 | CRC_42 | CRC_43 | CRC_44 | CRC_45 | CRC_46 | CRC_47 | CRC_48 | CRC_49 |  |
| 0516 | CRC_18 | CRC_19 | CRC_20 | CRC_21 | CRC_22 | CRC_23 | CRC_24 | CRC_25 | CRC_26 | CRC_27 | CRC_28 | CRC_29 | CRC_30 | CRC_31 | CRC_32 | CRC_33 |  |
| 0616 | CRC_02 | CRC_03 | CRC_04 | CRC_05 | CRC_06 | CRC_07 | CRC_08 | CRC_09 | CRC_10 | CRC_11 | CRC_12 | CRC_13 | CRC_14 | CRC_15 | CRC_16 | CRC_17 |  |
| 0716 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | CRC_00 | CRC_01 |  |
| 0816 | REG_C81 | REG_C80 | REG_C79 | REG_C78 | REG_C77 | REG_C76 | REG_C75 | REG_C74 | REG_C73 | REG_C72 | REG_C71 | REG_C70 | REG_C69 | REG_C68 | REG_C67 | REG_C66 |  |
| 0916 | REG_C65 | REG_C64 | REG_C63 | REG_C62 | REG_C61 | REG_C60 | REG_C59 | REG_C58 | REG_C57 | REG_C56 | REG_C55 | REG_C54 | REG_C53 | REG_C52 | REG_C51 | REG_C50 |  |
| 0A16 | REG_C49 | REG_C48 | REG_C47 | REG_C46 | REG_C45 | REG_C44 | REG_C43 | REG_C42 | REG_C41 | REG_C40 | REG_C39 | REG_C38 | REG_C37 | REG_C36 | REG_C35 | REG_C34 |  |
| 0 O 16 | REG_C33 | REG_C32 | REG_C31 | REG_C30 | REG_C29 | REG_C28 | REG_C27 | REG_C26 | REG_C25 | REG_C24 | REG_C23 | REG_C22 | REG_C21 | REG_C20 | REG_C19 | REG_C18 |  |
| 0 016 | REG_C17 | REG_C16 | REG_C15 | REG_C14 | REG_C13 | REG_C12 | REG_C11 | REG_C10 | REG_C09 | REG_C08 | REG_C07 | REG_C06 | REG_C05 | REG_C04 | REG_C03 | REG_C02 |  |
| 0 016 | REG_C01 | REG_C00 |  |  |  |  |  |  |  |  |  |  |  | CRCCK1 | CRCCKO | CRCLSB |  |

CRC register address control register


Notes 1: When access to CRC register, must be set CRC register address at first, then use CRC register data control register (021416).
Notes 2: When bit $4=" 0$ " setting, CRC register data control register increments by accessing CRC register data control register, so it is not neccesary to setting the next CRC register address. When bit $4=" 1 "$ setting, the address is fixed.
Notes 3: When bit $15=" 0$ " setting, the value of a CRC data register (address $($ CA3 to CA0) $=01$ to 07$)$ is cleared.

CRC register data control register


Note: Data access must be 16 -bit unit. 8 -bit unit access is disable.

Figure 2.14.5 Composition of CRC register access related register

For accessing to CRC register data, set accessing address (CA3 to CAO) (shown in Table 2.14.3) to CRC register address control register (address 021216). Then write data (CD15 to CD0) by CRC register data control register (address 021416). When end the data accessing, CRC register address control register increments address automatically. Then, next address data writing is possible.
CRC register access registers are shown in Figure 2.14.5, expansion register access block diagram is shown in Figure 2.14.6. The operation example of CRC operation circuit is shown in Figure 2.14.7. The example of program is shown in Figure 2.14.8, and expansion register bit compositions are shown in p185 to 197.


Figure 2.14.6 Access block diagram for CRC registers


The generator polinomial used on the data multiplex broadcast is following.

$$
X^{82}+X^{77}+X^{76}+X^{71}+X^{67}+X^{66}+X^{56}+X^{52}+X^{48}+X^{40}+X^{36}+X^{34}+X^{24}+X^{22}+X^{18}+X^{10}+X^{4}+1
$$



CRC remainder bit is automatically reset by CRCON=0 (address control register for CRC registers).
(3) Setting 0016


CRC register ADOUT
[address 0016]
After CRC operation end
CRC register CRC_81 to 00 [address 0216 to 0716]
The CRC code is stored
The data set as the DAOUT register is shifted from the low rank side of CRC remainder bit one by one (b0).



Figure 2.14.7 Example of operation of CRC operation circuit


Figure 2.14.8 Example of program

## Bit composition of a CRC register

(1) Address 0016 (=CA3 to 0 )


Note: Refer to 2.14.16 Expansion Register Construction Composition.
(2) Address 0116 (=CA3 to 0)

(3) Address 0216 (=CA3 to 0)

(4) Address 0316 (=CA3 to 0 )

(5) Address 0416 (=CA3 to 0 )

(6) Address 0516 (=CA3 to 0 )

(7) Address 0616 (=CA3 to 0)

(8) Address 0716 (=CA3 to 0 )

(9) Address 0816 (=CA3 to 0 )

(10) Address 0916 (=CA3 to 0)

(11) Address 0A16 (=CA3 to 0 )

(12) Address 0B16 (=CA3 to 0)

(13) Address 0C16 (=CA3 to 0)

(14) Address 0D16 (=CA3 to 0)


### 2.14.5 Expansion Register

Control Data slice function. Expansion register composition is shown in Table 2.14.4.

Table 2.14.4 Expansion register composition


For accessing to expansion register data, set accessing address (DA5 to DA0) (shown in Table 2.14.4) to expansion register address control register (address 021616). Then write data (DD15 to DD0) by expansion register data control register (address 021816). When end the data accessing, expansion register address control register increments address automatically. Then, next address data writing is possible.
Expansion register access registers are shown in Figure 2.14.9, expansion register access block diagram is shown in Figure 2.14.10, and expansion register bit compositions are shown in p201 to 228.


Figure 2.14.9 Expansion register access registers composition


Figure 2.14.10 Expansion register access block diagram

## Bit composition of an expansion register

(1) Address 0016 (=DA5 to 0)


Notes 1. The $n$-th line: The number of lines after a slice start.
Please refer to the supplement (3) of 2.14.6 extension register composition (P230) for details.
Notes 2. 06h to 0Ch address: State register 1
0Dh to 13h address: State register 2
14h to 1Ah address: State register 3
Notes 3. The example of a setting.

(2) Address 0116 (=DA5 to 0)

(3) Address 0216 (=DA5 to 0)

(4) Address 0316 (=DA5 to 0)

(5) Address 0416 (=DA5 to 0)


Notes 1. The $n$-th line: The number of lines after a slice start.
Please refer to the supplement (3) of 2.14.6 extension register composition, and (P230) for details.
Notes 2. 06h to 0Ch address: State register 1
0Dh to 13h address: State register 2
14h to 1Ah address: State register 3
Notes 3. The example of a setting.

(6) Address 0516 (=DA5 to 0 )

(7) Address 0616, 0D16, 1416 (=DA5 to 0)

(8) Address 0716, 0E16, 1516 (=DA5 to 0)

(9) Address 0816, 0F16, 1616 (=DA5 to 0)

(10) Address 0916, 1016, 1716 (=DA5 to 0)


Note 1. Multiplying factor set up by SEKI6 and SEKI7.
However, do not set it with $($ SEKI7, SEKI6) $=(1,1)$.
(11) Address 0A16, 1116, 1816 (=DA5 to 0)

(12) Address 0B16, 1216, 1916 (=DA5 to 0)

(13) Address 0C16, 1316, 1A16 (=DA5 to 0)

(14) Address 1 B16 (=DA5 to 0)

(15) Address 1C16 (=DA5 to 0)

(16) Address 1D16 (=DA5 to 0)

(17) Address 1E16 (=DA5 to 0)

(18) Address 1F16 (=DA5 to 0)

(19) Address 2016 (=DA5 to 0)

(20) Address 2116 (=DA5 to 0)

(21) Address 2216 (=DA5 to 0)

(22) Address 2316 (=DA5 to 0)

(23) Address 2416 (=DA5 to 0)

(24) Address 2516 (=DA5 to 0)

(25) Address 2616 (=DA5 to 0)

(26) Address 2716 (=DA5 to 0)

(27) Address 2816 (=DA5 to 0)

(28) Address 2916 (=DA5 to 0)

(29) Address 2A16 (=DA5 to 0)

(30) Address 2B16 (=DA5 to 0)

(31) Address 2C16 (=DA5 to 0)

(32) Address 2D16 (=DA5 to 0)

(33) Address 2E16 (=DA5 to 0)


## (34) Address 2F16 (=DA5 to 0)

| DD15 ${ }^{\text {DDPDD7 }}$ |  |  |  | Function | R: W |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
|  | Bit symbol | Bit name |  |  |  |
| - --------- | Nothing is assigned. |  |  |  | $\times 1 \times$ |
|  | STB_RES | Extended register all reset bit | 0 | Normal |  |
|  |  |  | 1 | It resets to address 0016 to the address 2E16 extended register. | $\bigcirc$ |

(35) Address 3016 (=DA5 to 0)

| DD1 | DD8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


(36) Address 3116 (=DA5 to 0)

(37) Address 3216 (=DA5 to 0)

(38) Address 3316 (=DA5 to 0)


Note 1. Refer to RMHTDO (0) to (8) (address 3216)
(39) Address 3416 (=DA5 to 0)

(40) Address 3516 (=DA5 to 0)


Note 1. Signal selected by the EXAOFF bit is output.
Note 2. For PTC8 = "1" setting.
Note 3. Refer to HINT_LINEn.
(41) Address 3616 (=DA5 to 0)


Note 1. Refer to 2.14.6 Expansion Register Construction Composition.
Note 2. Refer to the function of HINT LINEn (Address 3516.)
Note 3. Set these bits to 0000 when use the interrupt of Timer B3, Timer B4, or Timer B5. Note 4. Refer to Figure 2.7.3 Interrupt Control Registers.

### 2.14.6 Expansion Register Construction Composition

(1) Acquisition timming

The SLICEON signal is output in the acquisition possible period.


Figure 2.14.11 Acquisition timing

## (2) Synchronized signal detection circuit

The vertical synchronous period count of the number of pulses of the horizontal synchronized signal of a compound video signal is carried out during a fixed period. The horizontal synchronous number of pulses can always be read from an expansion register.
A block diagram is shown in Figure. 2.14.12.


Figure 2.14.12 Block diagram of Synchronized detection circuit

## (3) Register related to Slicer

The relation between V, H signal, and the register related to slicer is shown in Figure. 2.14.13 and Figure. 2.14.14.


Figure 2.14.13 Register related to slicer (1)


Figure 2.14.14 Register related to slicer (2)

## (4) Remote control pattern recognition

Pattern matching of remote control is performed using a sub clock oscillation. Remote control input is input from RMTIN terminal. Interruption is generated when pattern matching is in agreement.
The example of a waveform of pattern watching is shown in Figure.2.14.15.
The flow of pattern watching is shown in Figure.2.14.16.


Figure 2.14.15 Example of waveform of pattern matching


Figure 2.14.16 Flow of pattern matching

### 2.14.7 8/4 Humming Decoder

$8 / 4$ humming decoder opetates only by written the data which is $8 / 4$ humming- decoded to $8 / 4$ humming register (address 021A16). 8/4 humming register consists of 16 bits, can decode two data at once. Can obtain the decoded result by reading $8 / 4$ humming register, and the decoded value and error information are output. Corrects and outputs the decoded value for single error, and outputs only error information for double error. Decoded result is shown in Figure 2.14.17 and humming 8/4 register composition is shown in Figure 2.14.18.


Figure 2.14.17 Decoded result

Humming $8 / 4$ register


Figure 2.14.18 Humming $8 / 4$ register composition

### 2.14.8 24/18Humming Decoder

$24 / 18$ humming decoder operates only by written the data which is $24 / 18$ humming-encoded to $24 / 18$ humming register 0 (address 021 C 16 ) and 1 (address 021E16). Can obtain the decoded result by reading the same 24/18 humming register. Decoded result is shown in Figure 2.14.19 and humming 24/18 register composition is shown in Figure 2.14.20.


Figure 2.14.19 Decoded result

Humming 24/18 register 0


Humming 24/18 register 1


| Symbol | Address | When reset |
| :--- | :---: | :---: |
| HM1 | 021 E 16 | 000016 |


| Function | R W |
| :--- | ---: |
| 24/18 humming decoder opetates by two ways : writing data low-order and middle-order 16 |  |
| bits to humming 24/18 register 0 (021 1 C 16 ) to this register and writing data high-order 8 bits |  |
| to this register. |  |
| Can obtain the decoded result by reading this register and humming 24/18 register 0. | O. |

Figure 2.14.20 Humming 24/18 register composition

## Continuous error correction

When uses humming $8 / 4$ (address 021A16) at tha same time as humming 24/18, can do the continuous error correction.
Continuous error correction sequence is shown in Figure 2.14.21.

A


B


C


D


E


F


1. Writes data $A$ to address $021 C_{16}$ and writes data $B$ to address $021 \mathrm{E}_{16}$. (Setting the humming data (1) and L of humming data (2).)
2. Reads addresses $021 \mathrm{C}_{16}$ and $021 \mathrm{E}_{16}$ data (Obtains the decoded value and error information on the humming data (1)).
3. Writes data $C$ to address $021 \mathrm{~A}_{16}$ (Setting $H$ and $M$ of the humming data (2).
4. Reads addresses $021 \mathrm{C}_{16}$ and $021 \mathrm{E}_{16}$ data (Obtains the decoded value and error information on the humming data (2)).
5. Writes data $D$ to address $021 C_{16}$ and writes data $E$ to $021 E_{16}$ (Setting the humming data (3) and $L$ of humming data (4).)
6. Reads addresses $021 \mathrm{C}_{16}$ and $021 \mathrm{E}_{16}$ data (Obtains the decoded value and error information on the humming data (3).
7. Writes data $F$ to address $021 \mathrm{~A}_{16}$ (Setting H and M of the humming data (4).
8. Reads addresses $021 \mathrm{C}_{16}$ and $021 \mathrm{E}_{16}$ data (Obtains the decoded value and error information on the humming data (4).

Figure 2.14.21 Continuous error correction sequence
Then, because using a part of circuit of humming $8 / 4$ about this operation, cannot use this operation at the same time.
When using the humming circuit, do the decoded result reading operation at once after the setting data of humming. And do not access other memories (Including the humming circuit) before reading of the decoded result.

### 2.14.9 I/O Composition of pins for Expansion Memory

Figure 2.14.22 and figure 2.14.23 show pins for expansion memory.


Notes 1. Refer to expansion register composition (Address 3516.)
Notes 2. ....-14-.... This is a parasitic diode.
The applied voltage to each port should hot exceed Vcc.

Figure 2.14.22 Pins for expansion memory (1)


Figure 2.14.23 Pins for expansion memory (2)

### 2.15 Programmable I/O Ports

The programmable input/output ports (hereafter referred to simply as "//O ports") consist of 87 lines P0 to P10 (except P85). Each port can be set for input or output every line by using a direction register, and can also be chosen to be or not be pulled high every 4 lines. P85 is an input-only port and does not have a pullup resistor. Port P85 shares the pin with $\overline{\mathrm{NMI}}$, so that the $\overline{\mathrm{NMI}}$ input level can be read from the P8 register P8_5 bit.
Figures 2.15 .1 to 2.15 .5 show the I/O ports. Figure 2.15 .6 shows the I/O pins.
Each pin functions as an I/O port, a peripheral function input/output, or a bus control pin.
For details on how to set peripheral functions, refer to each functional description in this manual. If any pin is used as a peripheral function input, set the direction bit for that pin to " 0 " (input mode). Any pin used as an output pin for peripheral functions is directed for output no matter how the corresponding direction bit is set.
When using any pin as a bus control pin, refer to "Bus Control."

## (1) Port Pi Direction Register (PDi Register, i=0 to 10)

Figure 2.15.7 shows the direction registers.
This register selects whether the I/O port is to be used for input or output. The bits in this register correspond one for one to each port.
During memory extension and microprocessor modes, the PDi registers for the pins functioning as bus control pins (Ao to A19, Do to D15, CS0 to CS3, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA, and BCLK) cannot be modified.
No direction register bit for P85 is available.

## (2) Port Pi Register (Pi Register, $\mathbf{i}=0$ to 10)

Figure 2.15.8 show the Pi registers.
Data input/output to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to hold the input/output data and a circuit to read the pin status. For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.
For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. The bits in the Pi register correspond one for one to each port.
During memory extension and microprocessor modes, the PDi registers for the pins functioning as bus control pins (A0 to A19, Do to D15, $\overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS} 3}$, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA, and BCLK) cannot be modified.

## (3) Pull-up Control Register 0 to Pull-up Control Register 2 (PUR0 to PUR2 Registers)

Figure 2.15 .9 shows the PUR0 to PUR2 registers.
The PURO to PUR2 register bits can be used to select whether or not to pull the corresponding port high in 4 bit units. The port chosen to be pulled high has a pull-up resistor connected to it when the direction bit is set for input mode.
However, the pull-up control register has no effect on P0 to P3, P40 to P43, and P5 during memory extension and microprocessor modes. Although the register contents can be modified, no pull-up resistors are connected.

## (4) Port Control Register

Figure 2.15.10 shows the port control register.
When the P1 register is read after setting the PCR register's PCR0 bit to " 1 ", the corresponding port latch can be read no matter how the PD1 register is set.

P00 to $\mathrm{P} 07, \mathrm{P} 20$ to P 27
P30 to P37, P40 to P47,
P50 to P54, P56,


P10 to P14

P15 to P17

P57, P60, P64, P73 to P76,
P80, P81, P90, P92
Input to respective peripheral functions



Note 1: ....-1...... symbolizes a parasitic diode.
Make sure the input voltage on each port will not exceed Vcc.
Figure 2.15.1. I/O Ports (1)

P61, P65, P72


P82 to P84


P55, P77, P91, P97


Note 1: $\cdots \cdot \mid \mathbf{- \cdots} \cdot$ symbolizes a parasitic diode. Make sure the input voltage on each port will not exceed Vcc.

Figure 2.15.2. I/O Ports (2)

P62, P66


P63, P67


P85


P70, P71


Note 1: ...-1-..... symbolizes a parasitic diode. Make sure the input voltage on each port will not exceed Vcc.
Note 2: .-.-+ $+\cdots$.... symbolizes a parasitic diode.

Figure 2.15.3. I/O Ports (3)


Figure 2.15.4. I/O Ports (4)


Figure 2.15.5. I/O Ports (5)


Note 1: ...- - -.... symbolizes a parasitic diode.
Make sure the input voltage on each port will not exceed Vcc.
Note 2: A parasitic diode on the Vcc side is added to the mask ROM version.
Make sure the input voltage on each port will not exceed Vcc.
Figure 2.15.6. I/O Pins

Port Pi direction register ( $\mathrm{i}=0$ to 7 and 9 to 10) (Note 1, 2, 3)


Note 1: Make sure the PD9 register is written to by the next instruction after setting the PRCR register's PRC2 bit to "1" (write enabled).
Note 2: During memory extension and microprocessor modes, the PD register for the pins functioning as bus control pins (Ao to A19, Do to D15, CSo to CS3, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA and BCLK) cannot be modified.

## Port P8 direction register



Figure 2.15.7. PD0 to PD10 Registers

Port Pi register ( $\mathrm{i}=0$ to 7 and 9 to 10) (Note 1, 2)


Note 1: Since P7o and P71 are N-channel open drain ports, the data is high-impedance.
Note 2: During memory extension and microprocessor modes, the Pi register for the pins functioning as bus control pins (Ao to A19, Do to D15, $\overline{\mathrm{CS} 0}$ to $\mathrm{CS} 3, \mathrm{RD}$, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA and BCLK) cannot be modified.

## Port P8 register



Figure 2.15.8. P0 to P10 Registers

Pull-up control register 0 (Note 1)


Note 1: During memory extension and microprocessor modes, the pins are not pulled high although their corresponding register contents can be modified.
Note 2: The pin for which this bit is " 1 " (pulled high) and the direction bit is " 0 " (input mode) is pulled high.
Pull-up control register 1


Note 1: The P70 and P71 pins do not have pull-ups.
Note 2: During memory extension and microprocessor modes, the pins are not pulled high although the contents of these bits can be modified.
Note 3: The pin for which this bit is " 1 " (pulled high) and the direction bit is " 0 " (input mode) is pulled high.
Note 4: If the PM01 to PM00 bits are set to " 012 " (memory expansion mode) or " 112 " (microprocessor mode) in a program during single-chip mode, the PU11 bit becomes " 1 ".
Note 5: The values after hardware reset 1 and 2 are as follows:

- 000000002 when input on CNVss pin is "L"
- 000000102 when input on CNVss pin is " H "
(When input on the CNVss pin and the M1 pin are " H " with the flash memory version)
The values after software reset, watchdog timer reset and oscillation stop detection reset are as follows - 000000002 when PM 01 to PM00 bits of PM0 register are "002" (single-chip mode)
- 000000102 when PM 01 to PM00 bits of PM0 register are " 012 " (memory expansion mode) or "112" (microprocessor mode)

Pull-up control register 2


Note 1: The pin for which this bit is " 1 " (pulled high) and the direction bit is " 0 " (input mode) is pulled high.
Note 2: The P85 pin does not have pull-up.
Figure 2.15.9. PUR0 to PUR2 Registers

## Port control register

|  | Symbpl PCR | Address 03FF16 | After reset 0016 |  |
| :---: | :---: | :---: | :---: | :---: |
| , 1 1 | Bit symbol | Bit name | Function | RW |
|  | PCR0 | Port P1 control bit | Operation performed when the P1 register is read <br> 0 : When the port is set for input, the input levels of P10 to P17 pins are read. When set for output, the port latch is read. <br> 1: The port latch is read regardless of whether the port is set for input or output. | RW |
|  | (b7-b1) | Nothing is assigned. In an attempt to write to these bits, write " 0 ". The value, if read, turns out to be " 0 ". |  | - |

Figure 2.15.10. PCR Register

Table 2.15.1. Unassigned Pin Handling in Single-chip Mode

| Pin name | Connection |
| :--- | :--- |
| Ports P0 to P7, P80 to P84, <br> P86 to P87, P9 to P10 | After setting for input mode, connect every pin to Vss via a resistor(pull-down); <br> or after setting for output mode, leave these pins open. (Note 1, 2 ,3) |
| Xout (Note 4) | Open |
| $\overline{\text { NMI (P85) }}$ | Connect via resistor to Vcc (pull-up) |
| AVcc | Connect to Vcc |
| AVSs, VREF, BYTE | Connect to Vss |

Note 1: When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode. Furthermore, by considering a possibility that the contents of the direction registers could be changed by noise or noise-induced runaway, it is recommended that the contents of the direction registers be periodically reset in software, for the increased reliability of the program.
Note 2: Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm ).
Note 3: When the ports P70 and P71 are set for output mode, make sure a low-level signal is output from the pins. The ports P70 and P71 are N-channel open-drain outputs.
Note 4: With external clock input to XIN pin.

Table 2.15.2. Unassigned Pin Handling in Memory Expansion Mode and Microprocessor Mode

| Pin name | Connection |
| :---: | :---: |
| Ports P0 to P7, P80 to P84, P86 to P87, P9 to P10 | After setting for input mode, connect every pin to Vss via a resistor (pull-down); or after setting for output mode, leave these pins open. (Note 1, 2, 3, 4) |
| $\mathrm{P} 45 / \overline{\mathrm{CS} 1}$ to P47 / $\overline{\mathrm{CS3}}$ | Connect to Vcc via a resistor (pulled high) by setting the PD4 register's corresponding direction bit for CSi ( $\mathrm{i}=1$ to 3 ) to " 0 " (input mode) and the CSR register's CSi bit to " 0 " (chip select disabled). |
| $\overline{B H E}, ~ A L E, ~ \overline{H L D A}$, <br> Xout (Note 5), BCLK (Note 6) | Open |
| $\overline{\mathrm{HOLD}}, \overline{\mathrm{RDY}}, \overline{\mathrm{NMI}}$ (P85) | Connect via resistor to Vcc (pull-up) |
| AVcc | Connect to Vcc |
| AVSS, Vref | Connect to Vss |

Note 1: When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode. Furthermore, by considering a possibility that the contents of the direction registers could be changed by noise or noise-induced runaway, it is recommended that the contents of the direction registers be periodically reset in software, for the increased reliability of the program.
Note 2: Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm ).
Note 3: If the CNVss pin has the Vss level applied to it, these pins are set for input ports until the processor mode is switched over in a program after reset. For this reason, the voltage levels on these pins become indeterminate, causing the power supply current to increase while they remain set for input ports.
Note 4: When the ports P70 and P71 are set for output mode, make sure a low-level signal is output from the pins. The ports P70 and P71 are N-channel open-drain outputs.
Note 5: With external clock input to XIN pin.
Note 6: If the PM07 bit in the PM0 register is set to "1" (BCLK not output), connect this pin to Vcc via a resistor (pulled high).


Note 1: If the PM0 register's PM07 bit is set to "1" (BCLK not output), connect this pin to VCC via a resistor (pulled high).

Figure 2.15.11. Unassigned Pins Handling

## 3. Electrical Characteristics

Table 3.1. Absolute Maximum Ratings

| Symbol |  | Parameter | Condition | Rated value | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage |  | Vcc=AVcc | -0.3 to 5.75 | V |
| AVcc | Analog supply voltage |  | Vcc=AVcc | -0.3 to 5.75 | V |
| VI | Input voltage | RESET, CNVss, BYTE, <br> P 00 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to P 27 , <br> P30 to P37, P4o to P47, P50 to P57, <br> P60 to P67, P72 to P77, P80 to P87, <br> P9o to P97, P100 to P107, <br> Vref, Xin, M1, Start |  | -0.3 to Vcc +0.3 | V |
|  |  | P70, P71 |  | -0.3 to 5.75 | V |
| Vo | Output voltage | P0o to P07, P10 to P17, P20 to P27, <br> P30 to P37, P4o to P47, P50 to P57, <br> P60 to P67, P72 to P77, P80 to P84, <br> P86, P87, P9o to P97, P100 to P107, <br> P11 <br> Xout |  | -0.3 to Vcc +0.3 | V |
|  |  | P70, P71 |  | -0.3 to 5.75 | V |
| Pd | Power dissipation |  | Topr $=25{ }^{\circ} \mathrm{C}$ | 900 | mW |
| Topr | Operating ambient temperature |  |  | -20 to 70 | ${ }^{\circ}$ |
| Tstg | Storage temperature |  |  | -20 to 125 | C |

Table 3.2. Recommended Operating Conditions (Note 1)

| Symbol | Parameter |  |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Vcc | Supply voltage |  |  | 4.75 | 5.0 | 5.25 | V |
| AVcc | Analog supply voltage |  |  |  | Vcc |  | V |
| Vss | Supply voltage |  |  |  | 0 |  | V |
| AVss | Analog supply voltage |  |  |  | 0 |  | V |
| VIH | HIGH input voltage | P31 to P37, P40 to P47, P50 to P57 |  | 0.8Vcc |  | Vcc | V |
|  |  | P00 to P07, P10 to P17, P20 to P27, P30 (during single-chip mode) |  | 0.8 Vcc |  | Vcc | V |
|  |  | P0o to P07, P10 to P17, P20 to P27, P30 (data input during memory expansion and microprocessor modes) |  | 0.5 Vcc |  | Vcc | V |
|  |  | P60 to P67, P72 to P77, P80 to P87, P90 to P97, P100 to P107, Xin, RESET, CNVss, BYTE, M1, START |  | 0.8 Vcc |  | Vcc | V |
|  |  | P70, P71 |  | 0.8Vcc |  | 5.75 | V |
| VIL | LOW input voltage | P 31 to P37, P40 to P47, P50 to P57 |  | 0 |  | 0.2Vcc | V |
|  |  | P00 to P07, P10 to P17, P20 to P27, P30 (during single-chip mode) |  | 0 |  | 0.2Vcc | V |
|  |  | P0o to P07, P10 to P17, P20 to P27, P30 (data input during memory expansion and microprocessor modes) |  | 0 |  | 0.16 Vcc | V |
|  |  | P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P107, Xin, RESET, CNVss, BYTE, M1, START |  | 0 |  | 0.2Vcc | V |
| Vcvin | Composite video input voltage |  | CVIN, SYNCIN |  | 2V P-P |  | V |
| IOH (peak) | HIGH peak output P 00 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to $\mathrm{P} 27, \mathrm{P} 30$ to P 37 , current (Note2, Note3) P4o to P47, P50 to P57, P60 to P67,P72 to P77, P80 to P84,P86,P87,P9o to P97,P100 to P107, P11 |  |  |  |  | -10.0 | mA |
| IOH (avg) | HIGH avera output curr | P 0 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to $\mathrm{P} 27, \mathrm{P} 30$ to P 37 , $P 40$ to $P 47, P 50$ to $P 57, P 60$ to $P 67, P 72$ to $P 77$, P80 to P84, P86, P87,P9o to P97,P100 to P107, P11 |  |  |  | -5.0 | mA |
| IOL (peak) | LOW peak output current |  | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P6o to P67,P70 to P77, P80 to P84, P86, P87,P90 to P97,P100 to P107, P11 |  |  | 10.0 | mA |
| IOL (avg) | LOW avera output curr | P00 to P07, P10 to P17, P20 to P27,P30 to P37, P40 to P47, P50 to P57, P6o to P67,P70 to P77, P80 to P84, P86, P87,P9o to P97,P100 to P107, P11 |  |  |  | 5.0 | mA |
| $f(\mathrm{XIN})$ | Main clock input oscillation frequency (Note 4) |  | $\mathrm{Vcc}=4.75$ to 5.25 V | 0 |  | 10 | MHz |
| f (XCIN) | Sub-clock oscillation frequency |  | $\begin{array}{r} \text { Vcc=}=2.60 \text { to } 5.25 \mathrm{~V} \\ \text { (Note 5) } \end{array}$ |  | 32.768 | 50 | kHz |
| f (BCLK) | CPU operation clock |  |  | 0 |  | 10 | MHz |

Note 1: Referenced to $\mathrm{Vcc}=4.75$ to 5.25 V at $\mathrm{Topr}=-20$ to $70^{\circ} \mathrm{C}$ unless otherwise specified.
Note 2: The mean output current is the mean value within 100 ms .
Note 3: The total lol (peak) for ports P0, P1, P2, P86, P87, P9, P10 and P11 must be 80mA max. The total lol (peak)
for ports P3, P4, P5, P6, P7 and P80 to P84 must be 80mA max. The total Ioh (peak) for ports P0, P1, and P2
must be -40 mA max. The total Ioh (peak) for ports P3, P4 and P5 must be -40 mA max. The total Ioh (peak) for
ports P6, P7, and P80 to P84 must be -40mA max. The total Ioh (peak) for ports P86, P87, P9, P10 and P11
must be -40 mA max.
Note 4: Program or erase on the flash memory by $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 0.25 \mathrm{~V}$.
Note 5: Use in low power dissipation mode. When operating on low voltage ( $\mathrm{Vcc}=3.0 \mathrm{~V}$ ), only single-chip mode can be used.

Table 3.3. A-D Conversion Characteristics (Note 1)

| Symbol | Parameter | Measuring condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| - | Resolution | VREF = Vcc |  |  |  | 8 | Bits |
| - | Absolute accuracy |  | ANo to AN7 input |  |  | $\pm 3$ | LSB |
| - | Absolute accuracy | $\begin{aligned} & \mathrm{VREF}= \\ & \mathrm{VCC}= \\ & 5 \mathrm{~V} \end{aligned}$ | ANEX0, ANEX1 input External operation amp |  |  | $\pm 4$ | LSB |
| Rladder | Ladder resistance | $V_{\text {ref }}=\mathrm{V}_{\text {cc }}$ |  | 10 |  | 40 | $k \Omega$ |
| tconv | Conversion time(8bit), Sample \& hold function available | VREF = VCC $=5 \mathrm{~V}, \varnothing \mathrm{AD}=10 \mathrm{MHz}$ |  | 2.8 |  |  | $\mu \mathrm{s}$ |
| tsamp | Sampling time |  |  | 0.3 |  |  | $\mu \mathrm{s}$ |
| Vref | Reference voltage |  |  | 4.75 |  | Vcc | V |
| VIA | Analog input voltage |  |  | 0 |  | Vref | V |

Note 1: Referenced to $\mathrm{VcC}=\mathrm{AVcC}=\mathrm{VREF}=4.75$ to 5.25 V , Vss=AVss=0V at Topr $=-20$ to $70^{\circ} \mathrm{C}$ unless otherwise specified.
Note 2: AD operation clock frequency (ØAD frequency) must be 10 MHz or less.
Note 3: A case without sample \& hold function turn ØAD frequency into 250 kHz .
A case with sample \& hold function turn ØAD frequency into 1 MHz .

Table 3.4. Flash Memory Version Electrical Characteristics (Note 1)

| Symbol | Parameter |  | Measuring condition | Standard |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. | Max |  |
| - | Word program time |  |  | 30 | 200 | $\mu \mathrm{~s}$ |
| - | Block erase time |  |  | 1 | 4 | s |
| - | Erase all unlocked blocks time |  |  | $1 \times \mathrm{n}$ | 4 Xn | s |
| - | Lock bit program time |  |  | 30 | 200 | $\mu \mathrm{~s}$ |
| tps | Flash memory circuit stabilization wait time |  |  |  | 15 | $\mu \mathrm{~s}$ |

Note 1: Referenced to $\mathrm{Vcc}=4.75$ to 5.25 V at $\mathrm{Topr}=0$ to $60^{\circ} \mathrm{C}$ unless otherwise specified.
Note 2: n denotes the number of block erases.

Table 3.5. Flash Memory Version Program/Erase Voltage and Read Operation Voltage Characteristics
(at Topr $=0$ to $60^{\circ} \mathrm{C}$ )

| Flash program, erase voltage | Flash read operation voltage |
| :--- | :--- |
| $\mathrm{VcC}=5.0 \pm 0.25 \mathrm{~V}$ | $\mathrm{Vcc}=2.60$ to 5.25 V |

Table 3.6. Power Supply Circuit Timing Characteristics

| Symbol | Parameter | Measuring condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | ax. |  |
| td(P-R) | Time for internal power supply stabilization during powering-on | $\mathrm{Vcc}=5.0 \mathrm{~V}$ |  |  | 2 | ms |
| td(R-S) | STOP release time |  |  |  | 150 | $\mu \mathrm{s}$ |
| td(W-S) | Low power dissipation mode wait mode release time |  |  |  | 150 | $\mu \mathrm{s}$ |
| td(M-L) | Time for internal power supply stabilization when main clock oscillation starts (Note) |  |  |  | 50 | $\mu \mathrm{s}$ |

Note : At Xin-Xout generation.


Table 3.7. Electrical Characteristics (1) (Note 1)

| Symbol | Parameter |  |  | Measuring condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ. | Max. |  |
| Vor | HIGH output voltage | P 00 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to P 27 , P30 to P37, P40 to P47, P50 to P57, P60 to P67, P72 to P77, P80 to P84, P86, P87, P9o to P97, P100 to P107, P11 |  |  | $\mathrm{IOH}=-5 \mathrm{~mA}$ | Vcc-2.0 |  | Vcc | V |
| Vor | HIGH output voltage | P0o to P07, P10 to P17, P20 to P27, P3o to P37, P4o to P47, P50 to P57, P60 to P67, P72 to P77, P80 to P84, P86, P87, P9o to P97, P10o to P107, P11 |  | $\mathrm{IOH}=-200 \mu \mathrm{~A}$ | Vcc-0.3 |  | Vcc | V |
| Voh | HIGH output voltage | LP2 to LP4 |  | $\mathrm{VcC}=4.75 \mathrm{~V}$, $\mathrm{IOH}=-0.05 \mathrm{~mA}$ | 3.75 |  |  | V |
| Vон | HIGH output voltage | Xout | HIGHPOWER | ІОН=-1mA | Vcc-2.0 |  | Vcc | V |
|  |  |  | LOWPOWER | $\mathrm{IOH}=-0.5 \mathrm{~mA}$ | Vcc-2.0 |  | Vcc |  |
|  | HIGH output voltage | Xcout | HIGHPOWER | With no load applied |  | 2.5 |  | V |
|  |  |  | LOWPOWER | With no load applied |  | 1.6 |  |  |
| Vol | LOW output voltage | P0 to P07, P10 to P17, P2o to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P84, P86, P87, P9o to P97, P10o to P107, P11 |  | $\mathrm{loL}=5 \mathrm{~mA}$ |  |  | 2.0 | V |
| Vol | LOW output voltage | P 00 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to P 27 , P30 to P37, P4o to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P84, P86, P87, P9o to P97, P100 to P107, P11 |  | IoL $=200 \mu \mathrm{~A}$ |  |  | 0.45 | V |
| Vol | LOW output voltage | LP2 to LP4 |  | $\mathrm{Vcc}=4.75 \mathrm{~V}$, $\mathrm{IOL}=0.05 \mathrm{~mA}$ |  |  | 0.4 | V |
| Vol | LOW output voltage | Xout | HIGHPOWER | $\mathrm{loL}=1 \mathrm{~mA}$ |  |  | 2.0 | V |
|  |  |  | LOWPOWER | $1 \mathrm{LL}=0.5 \mathrm{~mA}$ |  |  | 2.0 |  |
|  | LOW output voltage | Xcout | HIGHPOWER | With no load applied |  | 0 |  | V |
|  |  |  | LOWPOWER | With no load applied |  | 0 |  |  |
| $\mathrm{V}_{\text {T+ }} \mathrm{V}_{\text {T- }}$ | Hysteresis $\overline{H O L D}, \overline{R D Y}$, TAOIN to TA4in, TBOin to TB5in, $\overline{\mathrm{INTo}}$ to $\overline{\mathrm{INT}}, \overline{\mathrm{NMI}}$, $\overline{\mathrm{ADTRG}}, \overline{\mathrm{CTSo}}$ to $\overline{\mathrm{CTS} 2}$, SCL, SDA, CLKo to CLK4,TA2out to TA40ut, KIo to Kा3, RxDo to RxD2, Sin3, Sin4 |  |  |  | 0.2 |  | 1.0 | V |
| $V_{T+} \mathrm{V}_{\text {T- }}$ | Hysteresis | RESET |  | V I $=5 \mathrm{~V}$ | 0.2 |  | 2.2 | V |
| IIH | HIGH input current <br> P 0 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to P 27 , P30 to P37, P4 to P47, P50 to P57, P6o to P67, P70 to P77, P80 to P87, P9o to P97, P10 to P107, XIn, RESET, CNVss, BYTE, M1, START | P 00 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to P 27 , <br> P30 to P37, P4o to P47, P50 to P57, <br> P6o to P67, P70 to P77, P80 to P87, <br> P9o to P97, P100 to P107, <br> Xin, RESET, CNVss, BYTE, <br> M1, START |  |  |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIL | LOW input current | P 00 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to P 27 , <br> P30 to P37, P40 to P47, P50 to P57, <br> P60 to P67, P70 to P77, P80 to P87, <br> P9o to P97, P100 to P107, <br> XIn, RESET, CNVss, BYTE, <br> M1, START |  | V I $=0 \mathrm{~V}$ |  |  | $-5.0$ | $\mu \mathrm{A}$ |
| Rpullup | Pull-up resistance | P0o to P07, P10 to P17, P20 to P27, P3o to P37, P4o to P47, P50 to P57, P60 to P67, P72 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107 |  | V I $=0 \mathrm{~V}$ | 30 | 50 | 170 | k $\Omega$ |
| $\mathrm{R}_{\mathrm{fx} \text { IN }}$ | Feedback resistance XIN |  |  |  |  | 1.5 |  | $\mathrm{M} \Omega$ |
| RfxCIn | Feedback resistance X CIN |  |  |  |  | 15 |  | $\mathrm{M} \Omega$ |
| $V_{\text {ram }}$ | RAM retention voltage |  |  | Stop mode | 2.0 |  |  | V |
| $\mathrm{V}_{\text {SYNCIN }}$ | Sync voltage amplitude |  |  |  | 0.3 | 0.6 | 1.2 | V |
| $\mathrm{V}_{\text {dat(text) }}$ | Teletext data voltage amplitude |  |  |  | 0.6 | 0.9 | 1.4 | V |
| fH | Horizontal synchronous signal frequency |  |  |  | 14.6 | 15.625 | 17.0 | kHz |

Note 1: Referenced to $\mathrm{Vcc}=4.75$ to 5.25 V , $\mathrm{Vss}=0 \mathrm{~V}$ at $\mathrm{Topr}=-20$ to $70^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{BCLK})=10 \mathrm{MHz}$ unless otherwise specified.
$\mathrm{Vcc}=3 \mathrm{~V}$

Table 3.8. Electrical Characteristics (2) (Note)

| Symbol | Parameter |  |  | Measuring condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. |  |  |
| Vон | HIGH output <br> voltage P 00 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to $\mathrm{P} 27, \mathrm{P} 3$ to P 37, <br>  P 40 to $\mathrm{P} 47, \mathrm{P} 50$ to $\mathrm{P} 57, \mathrm{P} 60$ to $\mathrm{P} 67, \mathrm{P} 7$ to P 77, <br>  P 80 to $\mathrm{P} 84, \mathrm{P} 86, \mathrm{P} 87, \mathrm{P} 90$ to $\mathrm{P} 97, \mathrm{P} 100$ to $\mathrm{P} 107, \mathrm{P} 11$ |  |  |  | ІІН=-1mA | Vcc-0.5 |  | Vcc | v |
| Vor | HIGH output voltag | Xcout | HIGHPOWER | With no load applied |  | 2.5 |  | v |
|  |  |  | LOWPOWER | With no load applied |  | 1.6 |  |  |
| Vol | LOW output P 00 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to $\mathrm{P} 27, \mathrm{P} 3$ o to P 37, <br> voltage P 40 to $\mathrm{P} 47, \mathrm{P} 50$ to $\mathrm{P} 57, \mathrm{P} 60$ to $\mathrm{P} 67, \mathrm{P} 7$ to P 77, <br>  P 80 to $\mathrm{P} 84, \mathrm{P} 86, \mathrm{P} 87, \mathrm{P} 90$ to $\mathrm{P} 97, \mathrm{P} 100$ to $\mathrm{P} 107, \mathrm{P} 11$ |  |  | $\mathrm{loL}=1 \mathrm{~mA}$ |  |  | 0.5 | v |
| Vol | LOW output voltag | Xcout | HIGHPOWER | With no load applied |  | 0 |  | v |
|  |  |  | LOWPOWER | With no load applied |  | 0 |  |  |
|  |  |  |  |  | 0.2 |  | 0.8 | v |
|  | Hysteresis R |  |  |  | 0.2 | (0.7) | 1.8 | v |
| ІІн | HIGH input P0 <br> current P4 <br>  P8 <br>  XIN | P0 to P07,P10 to P17,P20 to P27,P30 to P37, P4o to P47,P50 to P57,P60 to P67,P70 to P77, P80 to P87,P90 to P97,P100 to P107, |  | V I $=3 \mathrm{~V}$ |  |  | 4.0 | $\mu \mathrm{A}$ |
| IIL | LOW input current | P0 to P07,P10 to P17,P20 to P27,P30 to P37, P 40 to $\mathrm{P} 47, \mathrm{P} 50$ to $\mathrm{P} 57, \mathrm{P} 60$ to $\mathrm{P} 67, \mathrm{P} 70$ to P 77 , P8o to P87,P9o to P97,P100 to P107, Xin, RESET, CNVss, BYTE, M1, START |  | $\mathrm{V}=0 \mathrm{~V}$ |  |  | -4.0 | $\mu \mathrm{A}$ |
| Rpullup | Pull-up P0 <br> resistance P4 <br>  P8 | P0o to P07,P10 to P17,P20 to P27,P30 to P37, P40 to P47,P50 to P57,P60 to P67,P72 to P77, P8o to P84, P86, P87,P90 to P97,P100 to P107, |  | $\mathrm{V}=0 \mathrm{~V}$ | 50 | 100 | 500 | k $\Omega$ |
| Rixcin | Feedback resistance | XCIN |  |  |  | 25 |  | $\mathrm{M} \Omega$ |

Note : Referenced to $\mathrm{Vcc}=3.0 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ at $\mathrm{Topr}=-20$ to $70^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XCIN})=32 \mathrm{kHz}$ unless otherwise specified. Use in single-chip mode and low power dissipation mode.

$$
\mathrm{Vcc}=5 \mathrm{~V}
$$

Table 3.9. Electrical Characteristics (2) (Note 1)

| Symbol | Parameter |  | Measuring condition |  |  | tanda |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Unit |
| Icc | Power supply current | In single-chip mode, the output pins are open and other pins are Vss |  |  | Mask ROM | $\begin{aligned} & \mathrm{f}(\mathrm{BCLK})=10 \mathrm{MHz}, \\ & \mathrm{VCC}=5.0 \mathrm{~V} \end{aligned}$ |  | 50 | 100 | mA |
|  |  |  | Flash memory | $\begin{aligned} & \mathrm{f}(\mathrm{BCLK})=10 \mathrm{MHz}, \\ & \mathrm{VCC}=5.0 \mathrm{~V} \end{aligned}$ |  | 50 | 100 | mA |
|  |  |  | Flash memory Program | $\begin{aligned} & \mathrm{f}(\mathrm{BCLK})=10 \mathrm{MHz}, \\ & \mathrm{Vcc}=5.0 \mathrm{~V} \end{aligned}$ |  | 15 |  | mA |
|  |  |  | Flash memory Erase | $\begin{aligned} & \mathrm{f}(\mathrm{BCLK})=10 \mathrm{MHz}, \\ & \mathrm{Vcc}=5.0 \mathrm{~V} \end{aligned}$ |  | 25 |  | mA |
|  |  |  | Mask ROM | $f(X \mathrm{CliN})=32 \mathrm{kHz}$, <br> Low power dissipation mode, ROM(Note 3), (Note4) Vcc=5.0V |  | 25 |  | $\mu \mathrm{A}$ |
|  |  |  | Flash memory | $\mathrm{f}(\mathrm{BCLK})=32 \mathrm{kHz}$, <br> Low power dissipation mode, <br> RAM(Note 3), (Note4) Vcc=5.0V |  | 25 |  | $\mu \mathrm{A}$ |
|  |  |  |  | $f(B C L K)=32 \mathrm{kHz}$ <br> Low power dissipation mode, Flash memory(Note 3), (Note4) $\mathrm{Vcc}=5.0 \mathrm{~V}$ |  | 420 |  | $\mu \mathrm{A}$ |
|  |  |  | Mask ROM Flash memory | $\mathrm{f}(\mathrm{BCLK})=32 \mathrm{kHz}$, <br> Wait mode (Note 2), (Note4) <br> Oscillation capacity High |  | 7.5 |  | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{array}{\|l} \hline \mathrm{f}(\mathrm{BCLK})=32 \mathrm{kHz}, \\ \text { Wait mode(Note 2), (Note4) } \\ \text { Oscillation capacity Low Vcc=5.0V } \end{array}$ |  | 5.0 | 10.0 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{f}(\mathrm{BCLK})=32 \mathrm{kHz},$ <br> Wait mode (Note 2), (Note4) Oscillation capacity High Vcc=3.0V |  | 6.0 |  | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \hline \mathrm{f}(\mathrm{BCLK})=32 \mathrm{kHz}, \\ & \text { Wait mode(Note 2), (Note4) } \\ & \text { Oscillation capacity Low Vcc=3.0V } \end{aligned}$ |  | 2.0 | 8.0 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { Stop mode, }(\text { Note4 }) \\ & \text { Topr }=25^{\circ} \mathrm{C} \quad \text { Vcc }=5.0 \mathrm{~V} \end{aligned}$ |  | 0.8 | 5.0 | $\mu \mathrm{A}$ |

Note 1: Referenced to $\mathrm{VcC}=5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}$ at $\mathrm{Topr}=25^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{BCLK})=10 \mathrm{MHz}$ unless otherwise specified.
Note 2: With one timer operated using fc32. (Slicer operation OFF)
Note 3: This indicates the memory in which the program to be executed exists.
Note 4: • All of VDD2 and VDD3 are at the same potential level as Vcc.

- Extension register (address 3516 DD13) STBY1 and (address 3316 DD11) STBY0 are set to 1 while all other extension registers (addresses 0016 through 3616) are set to the initial state.
- Clock input to the FSCIN pin is disabled.
- Inputs to the SYNCIN and CVIN1 pins are disabled.

Tabl 3.10 Video signal input conditions (Note 1)

| Symbol | Parameter | Measuring condition | Standard |  | Unit |
| :--- | :--- | :--- | :--- | :--- | :---: |
|  | Composite video signal input clamp voltage |  | Typ. | Max. |  |

Note 1: Referenced to $\mathrm{Vcc}=5.0 \mathrm{~V}$ at $\mathrm{Topr}=-20$ to $70^{\circ} \mathrm{C}$ unless otherwise specified.

$$
\mathrm{Vcc}=5 \mathrm{~V}
$$

## Timing Requirements

( $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VsS}=0 \mathrm{~V}$, at Topr $=-20$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)
Table 3.11. External Clock Input (Xin input)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc | External clock input cycle time | 100 |  | ns |
| tw(H) | External clock input HIGH pulse width | 50 |  | ns |
| tw(L) | External clock input LOW pulse width | 50 |  | ns |
| tr | External clock rise time |  | 15 | ns |
| tf | External clock fall time |  | 15 | ns |

Table 3.12. Memory Expansion Mode and Microprocessor Mode

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tac1(RD-DB) | Data input access time (for setting with no wait) |  | (Note 1) | ns |
| tac2(RD-DB) | Data input access time (for setting with wait) |  | (Note 2) | ns |
| tac3(RD-DB) | Data input access time (when accessing multiplex bus area) |  | (Note 3) | ns |
| tsu(DB-RD) | Data input setup time | 40 |  | ns |
| tsu(RDY-BCLK) | $\overline{\mathrm{RDY}}$ input setup time | 30 |  | ns |
| tsu(HOLD-BCLK) | HOLD input setup time | 40 |  | ns |
| th(RD-DB) | Data input hold time | 0 |  | ns |
| th(BCLK - RDY) | RDY input hold time | 0 |  | ns |
| th(BCLK-HOLD) | HOLD input hold time | 0 |  | ns |
| to(BCLK-HLDA ) | HLDA output delay time |  | 40 | ns |

Note 1: Calculated according to the BCLK frequency as follows:

$$
\frac{0.5 \times 10^{9}}{\mathrm{f}(\mathrm{BCLK})}-45 \quad[\mathrm{~ns}]
$$

Note 2: Calculated according to the BCLK frequency as follows:

$$
\frac{(\mathrm{n}-0.5) \times 10^{9}}{\mathrm{f}(\mathrm{BCLK})}-45 \quad[\mathrm{~ns}] \begin{aligned}
& \mathrm{n} \text { is " } 2 \text { " for 1-wait setting, " } 3 \text { " for 2-wait setting and " } 4 \text { " for 3-wait } \\
& \text { setting. }
\end{aligned}
$$

Note 3: Calculated according to the BCLK frequency as follows:

$$
\frac{(n-0.5) \times 10^{9}}{f(B C L K)}-45
$$

[ns] $n$ is " 2 " for 2-wait setting, " 3 " for 3 -wait setting.

Table 3.13. Remote Control Pulse Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| Tw(RMTH) | RMTIN input HIGH pulse width | 61 |  | $\mu \mathrm{S}$ |
| Tw(RMTL) | RMTin input LOW pulse width | 61 |  | $\mu \mathrm{S}$ |

Table 3.14. JUST CLOCK Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $T_{w}(\mathrm{JSTH})$ | JSTIN input HIGH pulse width | 61 |  | $\mu \mathrm{~s}$ |
| $\mathrm{~T}_{\mathrm{w} \text { (JSTL) }}$ | JSTIN input LOW pulse width | 61 | $\mu \mathrm{~s}$ |  |

$$
\mathrm{Vcc}=5 \mathrm{~V}
$$

## Timing Requirements

(VCC $=5 \mathrm{~V}, \mathrm{~V}$ SS $=0 \mathrm{~V}$, at Topr $=-20$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

Table 3.15. Timer A Input (Counter Input in Event Counter Mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | ---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{tc}(\mathrm{TA})$ | TAi in input cycle time | 100 |  | ns |
| $\mathrm{tw}(\mathrm{TAH})$ | TAi in input HIGH pulse width | 40 |  | ns |
| $\mathrm{tw}(\mathrm{TAL})$ | TAi in input LOW pulse width | 40 |  | ns |

Table 3.16. Timer A Input (Gating Input in Timer Mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TA) | TAis input cycle time | 400 |  | ns |
| tw(TAH) | TAi in input HIGH pulse width | 200 |  | ns |
| tw(TAL) | TAis input LOW pulse width | 200 |  | ns |

Table 3.17. Timer A Input (External Trigger Input in One-shot Timer Mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TA) | TAis input cycle time | 200 |  | ns |
| tw(TAH) | TAi in input HIGH pulse width | 100 |  | ns |
| tw(TAL) | TAi in input LOW pulse width | 100 |  | ns |

Table 3.18. Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(TAH) | TAis input HIGH pulse width | 100 |  | ns |
| tw(TAL) | TAis input LOW pulse width | 100 |  | ns |

Table 3.19. Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(UP) | TAiout input cycle time | 2000 |  | ns |
| tw(UPH) | TAiout input HIGH pulse width | 1000 |  | ns |
| tw(UPL) | TAiout input LOW pulse width | 1000 |  | ns |
| tsu(UP-TIN) | TAiout input setup time | 400 |  | ns |
| th(TIN-UP) | TAiout input hold time | 400 |  | ns |

## $\mathrm{Vcc}=5 \mathrm{~V}$

## Timing Requirements

(VCC $=5 \mathrm{~V}, \mathrm{~V}$ SS $=0 \mathrm{~V}$, at Topr $=-20$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)
Table 3.20. Timer B Input (Counter Input in Event Counter Mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TB) | TBiin input cycle time (counted on one edge) | 100 |  | ns |
| tw(TBH) | TBiIn input HIGH pulse width (counted on one edge) | 40 |  | ns |
| tw(TBL) | TBiin input LOW pulse width (counted on one edge) | 40 |  | ns |
| tc(TB) | TBiin input cycle time (counted on both edges) | 200 |  | ns |
| tw(TBH) | TBiIN input HIGH pulse width (counted on both edges) | 80 |  | ns |
| tw(TBL) | TBiin input LOW pulse width (counted on both edges) | 80 |  | ns |

Table 3.21. Timer B Input (Pulse Period Measurement Mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TB) | TBils input cycle time | 400 |  | ns |
| tw(TBH) | TBils input HIGH pulse width | 200 |  | ns |
| tw(TBL) | TBis input LOW pulse width | 200 |  | ns |

Table 3.22. Timer B Input (Pulse Width Measurement Mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TB) | TBiln input cycle time | 400 |  | ns |
| tw(TBH) | TBiIn input HIGH pulse width | 200 |  | ns |
| tw(TBL) | TBiin input LOW pulse width | 200 |  | ns |

Table 3.23. A-D Trigger Input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | ---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(AD) | $\overline{\text { ADTRG }}$ input cycle time (trigger able minimum) | 1000 |  | ns |
| tw(ADL) | $\overline{\text { ADTRG input LOW pulse width }}$ | 125 |  | ns |

Table 3.24. Serial I/O

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 200 |  | ns |
| tw(CKH) | CLKi input HIGH pulse width | 100 |  | ns |
| tw(CKL) | CLKi input LOW pulse width | 100 |  | ns |
| td(C-Q) | TxDi output delay time |  | 80 | ns |
| $\operatorname{th}(\mathrm{C}-\mathrm{Q})$ | TxDi hold time | 0 |  | ns |
| tsu(D-C) | RxDi input setup time | 30 |  | ns |
| th(C-D) | RxDi input hold time | 90 |  | ns |

Table 3.25. External Interrupt INTi Input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | ---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{tw}(\mathrm{INH})$ | $\overline{\text { INTi input HIGH pulse width }}$ | 250 |  | ns |
| $\mathrm{tw}(\mathrm{INL})$ | $\overline{\text { INTi input LOW pulse width }}$ | 250 |  | ns |

$$
\mathrm{Vcc}=5 \mathrm{~V}
$$

## Switching Characteristics

( $\mathrm{VCC}=5 \mathrm{~V}$, $\mathrm{VsS}=0 \mathrm{~V}$, at Topr $=-20$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)
Table 3.26. Memory Expansion and Microprocessor Modes (for setting with no wait)

| Symbol | Parameter | Measuring condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| td(BCLK-AD) | Address output delay time | Figure 3.1 |  | 40 | ns |
| th(BCLK-AD) | Address output hold time (refers to BCLK) |  | 4 |  | ns |
| th(RD-AD) | Address output hold time (refers to RD) |  | 0 |  | ns |
| th(WR-AD) | Address output hold time (refers to WR) |  | (Note 2) |  | ns |
| td(BCLK-CS) | Chip select output delay time |  |  | 40 | ns |
| th(BCLK-CS) | Chip select output hold time (refers to BCLK) |  | 4 |  | ns |
| td(BCLK-ALE) | ALE signal output delay time |  |  | 40 | ns |
| th(BCLK-ALE) | ALE signal output hold time |  | -4 |  | ns |
| td(BCLK-RD) | RD signal output delay time |  |  | 40 | ns |
| th(BCLK-RD) | RD signal output hold time |  | 0 |  | ns |
| td(BCLK-WR) | WR signal output delay time |  |  | 40 | ns |
| th(BCLK-WR) | WR signal output hold time |  | 0 |  | ns |
| td(BCLK-DB) | Data output delay time (refers to BCLK) |  |  | 40 | ns |
| th(BCLK-DB) | Data output hold time (refers to BCLK)(Note 3) |  | 4 |  | ns |
| td(DB-WR) | Data output delay time (refers to WR) |  | (Note 1) |  | ns |
| th(WR-DB) | Data output hold time (refers to WR)(Note 3) |  | (Note 2) |  | ns |

Note 1: Calculated according to the BCLK frequency as follows:

$$
\frac{0.5 \times 10^{9}}{\mathrm{f}(\mathrm{BCLK})}-40 \quad[\mathrm{~ns}]
$$

Note 2: Calculated according to the BCLK frequency as follows:

$$
\frac{0.5 \times 10^{9}}{\mathrm{f}(\mathrm{BCLK})}-10 \quad[\mathrm{~ns}]
$$

Note 3: This standard value shows the timing when the output is off, and does not show hold time of data bus.
Hold time of data bus varies with capacitor volume and pull-up
(pull-down) resistance value.
Hold time of data bus is expressed in

$$
\mathrm{t}=-\mathrm{CR} \mathrm{X} \ln (1-\mathrm{VoL} / \mathrm{VcC})
$$

by a circuit of the right figure.
For example, when Vol $=0.2 \mathrm{Vcc}, \mathrm{C}=30 \mathrm{pF}, \mathrm{R}=1 \mathrm{k} \Omega$, hold time

of output " $L$ " level is

$$
\begin{aligned}
\mathrm{t} & =-30 \mathrm{pF} \times 1 \mathrm{k} \Omega \times \ln (1-0.2 \mathrm{Vcc} / \mathrm{Vcc}) \\
& =6.7 \mathrm{~ns} .
\end{aligned}
$$

| P0 | -0 |
| :---: | :---: |
| P1 |  |
| P2 | 工 30 pF |
| P3 |  |
| P4 | 77 |
| P5 |  |
| P6 |  |
| P7 |  |
| P8 |  |
| P9 |  |
| P10 |  |

Figure 3.1. Ports P0 to P10 Measurement Circuit

$$
\mathrm{Vcc}=5 \mathrm{~V}
$$

## Switching Characteristics

(Vcc $=5 \mathrm{~V}$, Vss $=0 \mathrm{~V}$, at Topr $=-20$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)
Table 3.27. Memory Expansion and Microprocessor Modes
(for 1- to 3-wait setting and external area access)

| Symbol | Parameter | Measuring condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| td(BCLK-AD) | Address output delay time | Figure 3.1 |  | 40 | ns |
| th(BCLK-AD) | Address output hold time (refers to BCLK) |  | 4 |  | ns |
| $\operatorname{th}$ (RD-AD) | Address output hold time (refers to RD) |  | 0 |  | ns |
| th(WR-AD) | Address output hold time (refers to WR) |  | (Note 2) |  | ns |
| td(BCLK-CS) | Chip select output delay time |  |  | 40 | ns |
| th(BCLK-CS) | Chip select output hold time (refers to BCLK) |  | 4 |  | ns |
| td(BCLK-ALE) | ALE signal output delay time |  |  | 40 | ns |
| $\operatorname{th}$ (BCLK-ALE) | ALE signal output hold time |  | -4 |  | ns |
| td(BCLK-RD) | RD signal output delay time |  |  | 40 | ns |
| th(BCLK-RD) | RD signal output hold time |  | 0 |  | ns |
| td(BCLK-WR) | WR signal output delay time |  |  | 40 | ns |
| th(BCLK-WR) | WR signal output hold time |  | 0 |  | ns |
| td(BCLK-DB) | Data output delay time (refers to BCLK) |  |  | 40 | ns |
| th(BCLK-DB) | Data output hold time (refers to BCLK)(Note 3) |  | 4 |  | ns |
| td(DB-WR) | Data output delay time (refers to WR) |  | (Note 1) |  | ns |
| th(WR-DB) | Data output hold time (refers to WR)(Note 3) |  | (Note 2) |  | ns |

Note 1: Calculated according to the BCLK frequency as follows:

$$
\frac{(\mathrm{n}-0.5) \times 10^{9}}{\mathrm{f}(\mathrm{BCLK})}-40 \quad[\mathrm{~ns}]
$$

$n$ is " 1 " for 1 -wait setting, " 2 " for 2-wait setting and " 3 " for 3 -wait setting.

Note 2: Calculated according to the BCLK frequency as follows:

$$
\frac{0.5 \times 10^{9}}{f(\text { BCLK })}-10
$$

[ns]

Note 3: This standard value shows the timing when the output is off, and does not show hold time of data bus.
Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.
Hold time of data bus is expressed in

$$
\mathrm{t}=-\mathrm{CR} \mathrm{X} \ln (1-\mathrm{VOL} / \mathrm{VCC})
$$

by a circuit of the right figure.
For example, when VoL $=0.2 \mathrm{Vcc}, \mathrm{C}=30 \mathrm{pF}, \mathrm{R}=1 \mathrm{k} \Omega$, hold time
 of output " $L$ " level is

$$
\begin{aligned}
\mathrm{t} & =-30 \mathrm{pF} \times 1 \mathrm{k} \Omega \times \ln (1-0.2 \mathrm{Vcc} / \mathrm{Vcc}) \\
& =6.7 \mathrm{~ns} .
\end{aligned}
$$

$$
\mathrm{Vcc}=5 \mathrm{~V}
$$

## Switching Characteristics

$$
\left(\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V} \text {, at Topr }=-20 \text { to } 70^{\circ} \mathrm{C} \text { unless otherwise specified }\right)
$$

Table 3.28. Memory Expansion and Microprocessor Modes
(for 2- to 3-wait setting, external area access and multiplex bus selection)

| Symbol | Parameter | Measuring condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| ta(BCLK-AD) | Address output delay time | Figure 3.1 |  | 40 | ns |
| $\operatorname{th}($ BCLK-AD) | Address output hold time (refers to BCLK) |  | 4 |  | ns |
| th(FD-AD) | Address output hold time (refers to RD) |  | (Note 1) |  | ns |
| th(Wr-AD) | Address output hold time (refers to WR) |  | (Note 1) |  | ns |
| $\operatorname{td}$ (BCLK-CS) | Chip select output delay time |  |  | 40 | ns |
| th(BCLK-Cs) | Chip select output hold time (refers to BCLK) |  | 4 |  | ns |
| th(RD-CS) | Chip select output hold time (refers to RD) |  | (Note 1) |  | ns |
| th(Wr-CS) | Chip select output hold time (refers to WR) |  | (Note 1) |  | ns |
| $\mathrm{ta}_{\text {( }}$ (BCLK-RD) | RD signal output delay time |  |  | 40 | ns |
| th(BCLK-RD) | RD signal output hold time |  | 0 |  | ns |
| todBCLK-WR) | WR signal output delay time |  |  | 40 | ns |
| th(BCLK-WR) | WR signal output hold time |  | 0 |  | ns |
| $\mathrm{ta}_{\text {(BCLK-DB) }}$ | Data output delay time (refers to BCLK) |  |  | 40 | ns |
| th(BCLK-DB) | Data output hold time (refers to BCLK) |  | 4 |  | ns |
| ta(DE-WR) | Data output delay time (refers to WR) |  | (Note 2) |  | ns |
| th(WR-DB) | Data output hold time (refers to WR) |  | (Note 1) |  | ns |
| td(BCLK-ALE) | ALE signal output delay time (refers to BCLK) |  |  | 40 | ns |
| th(BCLK-ALE) | ALE signal output hold time (refers to BCLK) |  | -4 |  | ns |
| to(AD-ALE) | ALE signal output delay time (refers to Address) |  | (Note 3) |  | ns |
| th(ALE-AD) | ALE signal output hold time (refers to Adderss) |  | (Note 4) |  | ns |
| to(AD-RD) | RD signal output delay from the end of Adress |  | 0 |  | ns |
| td(AD-WR) | WR signal output delay from the end of Adress |  | 0 |  | ns |
| taz(RD-AD) | Address output floating start time |  |  | 8 | ns |

Note 1: Calculated according to the BCLK frequency as follows:

$$
\frac{0.5 \times 10^{9}}{\mathrm{f}(\mathrm{BCLK})}-10 \quad[\mathrm{~ns}]
$$

Note 2: Calculated according to the BCLK frequency as follows:

$$
\frac{(\mathrm{n}-0.5) \times 10^{9}}{\mathrm{f}(\mathrm{BCLK})}-40
$$

[ns] $n$ is " 2 " for 2-wait setting, " 3 " for 3 -wait setting.
Note 3: Calculated according to the BCLK frequency as follows:

$$
\begin{equation*}
\frac{0.5 \times 109}{f(\text { BCLK })}-25 \tag{ns}
\end{equation*}
$$

Note 4: Calculated according to the BCLK frequency as follows:

$$
\begin{equation*}
\frac{0.5 \times 10^{9}}{f(B C L K)}-15 \tag{ns}
\end{equation*}
$$



Figure 3.2. Timing Diagram (1)


Figure 3.3. Timing Diagram (2)


Figure 3.4. Timing Diagram (3)

Memory Expansion Mode, Microprocessor Mode


Write timing


Figure 3.5. Timing Diagram (4)

## Memory Expansion Mode, Microprocessor Mode

(for 1 -wait setting and external area access)


Write timing


Figure 3.6. Timing Diagram (5)

$$
\mathrm{Vcc}=5 \mathrm{~V}
$$

(for 2-wait setting and external area access )

## Read timing



Write timing Memory Expansion Mode, Microprocessor Mode


Figure 3.7. Timing Diagram (6)


Figure 3.8. Timing Diagram (7)

## $\mathrm{Vcc}=5 \mathrm{~V}$

Memory Expansion Mode, Microprocessor Mode
(For 1- or 2-wait setting, external area access and multiplex bus selection)
Read timing


Write timing


Figure 3.9. Timing Diagram (8)

## $\mathrm{Vcc}=5 \mathrm{~V}$

## Memory Expansion Mode, Microprocessor Mode

(For 3-wait setting, external area access and multiplex bus selection)
Read timing


Write timing

tcyc $=\frac{1}{f(B C L K)}$
Measuring conditions

- Vcc=5V
- Input timing voltage : VIL=0.8V, $\mathrm{VIH}=2.0 \mathrm{~V}$
- Output timing voltage : VOL=0.4V, $\mathrm{VOH}=2.4 \mathrm{~V}$

Figure 3.10. Timing Diagram (9)

## 4 Flash Memory Version

### 4.1 Flash Memory Performance

The flash memory version is functionally the same as the mask ROM version except that it internally contains flash memory.
The flash memory version has three modes-CPU rewrite, standard serial input/output, and parallel input/output modes-in which its internal flash memory can be operated on.
Table 4.1.1 shows the outline performance of flash memory version (see Table 1.4.1 for the items not listed in Table 4.1.1.).

Table 4.1.1. Flash Memory Version Specifications

| Item |  | Specification |
| :--- | :--- | :--- |
| Flash memory operating mode | 3 modes (CPU rewrite, standard serial I/O, parallel I/O) |  |
| Erase block | User ROM area | See Figure 4.2.1 |
|  | Boot ROM area | 1 block (4 Kbytes) (Note 1) |
| Method for program | In units of word |  |
| Method for erasure | Collective erase, block erase |  |
| Program, erase control method | Program and erase controlled by software command |  |
| Protect method | Protected for each block by lock bit |  |
| Number of commands | 8 commands |  |
| Number of program and erasure | 100 times |  |
| Data Retention | 10 years |  |
| ROM code protection | Parallel I/O and standard serial I/O modes are supported. |  |

Note 1: The boot ROM area contains a standard serial I/O mode rewrite control program which is stored in it when shipped from the factory. This area can only be rewritten in parallel input/output mode.

Table 4.1.2. Flash Memory Rewrite Modes Overview

| Flash memory <br> rewrite mode | CPU rewrite mode (Note 1) | Standard serial I/O mode | Parallel I/O mode |
| :--- | :--- | :--- | :--- |
| Function | The user ROM area is rewrit- <br> ten by executing software <br> commands from the CPU. <br> EW0 mode: <br> Can be rewritten in any <br> area other than the flash <br> memory (Note 2) <br> EW1 mode: <br> Can be rewritten in the <br> flash memory | The user ROM area is rewrit- <br> ten by using a dedicated se- <br> rial programmer. <br> Standard serial I/O mode 1: <br> Clock sync serial I/O <br> Standard serial I/O mode 2: <br> UART | The boot ROM and user <br> ROS areas are rewritten by a dedicated parallel <br> programmer. |
| Areas which <br> can be rewritten | User ROM area | User ROM area | User ROM area |
| Operation <br> mode | Single chip mode <br> Boot mode (EW0 mode) | Boot mode | Parallel I/O mode |
| ROM <br> programmer | None Perial programmer |  |  |

Note 1: The PM13 bit remains set to "1" while the FMR0 register FMR01 bit = 1 (CPU rewrite mode enabled). The PM13 bit is reverted to its original value by clearing the FMR01 bit to "0" (CPU rewrite mode disabled). However, if the PM13 bit is changed during CPU rewrite mode, its changed value is not reflected until after the FMR01 bit is cleared to " 0 ".
Note 2: When in CPU rewrite mode, the PM10 and PM13 bits in the PM1 register are set to "1". The rewrite control program can only be executed in the internal RAM.

### 4.2 Memory Map

The ROM in the flash memory version is separated between a user ROM area and a boot ROM area. Figure 4.2.1 shows the block diagram of flash momoery.
The user ROM area is divided into several blocks, each of which can individually be protected (locked) against programming or erasure. The user ROM area can be rewritten in all of CPU rewrite, standard serial input/output, and parallel input/output modes.
The boot ROM area is located at addresses that overlap the user ROM area, and can only be rewritten in parallel input/output mode. After a hardware reset that is performed by applying a high-level signal to the CNVss and P50 pins and a low-level signal to the M1 pin, the program in the boot ROM area is executed.
After a hardware reset that is performed by applying a low-level signal to the CNVss pin, the program in the user ROM area is executed (but the boot ROM area cannot be read).


Figure 4.2.1. Flash Memory Block Diagram

## Boot Mode

After a hardware reset which is performed by applying a low-level signal to the M1 pin and a high-level signal to the CNVss and P50 pins, the microcomputer is placed in boot mode, thereby executing the program in the boot ROM area.
During boot mode, the boot ROM and user ROM areas are switched over by the FMR05 bit in the FMR0 register.
The boot ROM area contains a standard serial input/output mode based rewrite control program which was stored in it when shipped from the factory.
The boot ROM area can be rewritten in parallel input/output mode. Prepare an EW0 mode based rewrite control program and write it in the boot ROM area, and the flash memory can be rewritten as suitable for the system.

## Functions To Prevent Flash Memory from Rewriting

To prevent the flash memory from being read or rewritten easily, parallel input/output mode has a ROM code protect and standard serial input/output mode has an ID code check function.

## - ROM Code Protect Function

The ROM code protect function inhibits the flash memory from being read or rewritten during parallel input/output mode. Figure 4.2 .2 shows the ROMCP register.
The ROMCP register is located in the user ROM area. The ROMCP1 bit consists of two bits. The ROM code protect function is enabled by clearing one or both of two ROMCP1 bits to "0" when the ROMCR bits are not '002,' with the flash memory thereby protected against reading or rewriting. Conversely, when the ROMCR bits are '002' (ROM code protect removed), the flash memory can be read or rewritten. Once the ROM code protect function is enabled, the ROMCR bits cannot be changed during parallel input/output mode. Therefore, use standard serial input/output or other modes to rewrite the flash memory.

## - ID Code Check Function

Use this function in standard serial input/output mode. Unless the flash memory is blank, the ID codes sent from the programmer and the ID codes written in the flash memory are compared to see if they match. If the ID codes do not match, the commands sent from the programmer are not accepted. The ID code consists of 8-bit data, the areas of which, beginning with the first byte, are 0FFFDF16, 0FFFE316, 0FFFEB16, OFFFEF16, OFFFF316, OFFFF716, and 0FFFFB16. Prepare a program in which the ID codes are preset at these addresses and write it in the flash memory.

ROM code protect control address


Note 1: If the ROMCR bits are set to other than ' 002 ' and the ROMCP1 bits are set to other than ' 112 ' ( ROM code protect enabled), the flash memory is disabled against reading and rewriting in parallel input/output mode.
Note 2: If the ROMCR bits are set to ' 002 ,' ROM code protect level 1 is removed. However, because the ROMCR bits cannot be modified during parallel input/output mode, they need to be modified in standard serial input/output or other modes.
Note 3: The ROMCP1 bits are effective when the ROMCR bits are '012,' 10 2,' or ' 112 2.'
Note 4: Once any of these bits is cleared to " 0 ", it cannot be set back to " 1 ". If a memory block that contains the ROMCP register is erased, the ROMCP register is set to ' FF 16 .'

Figure 4.2.2. ROMCP Register

| Address |  |  |
| :---: | :---: | :---: |
|  | ID1 | Undefined instruction vector |
| OFFFE316 to OFFFE016 | ID2 | Overflow vector |
| OFFFE716 to OFFFE416 |  | BRK instruction vector |
| OFFFEB16 to OFFFE816 | ID3 | Address match vector |
| OFFFEF 16 to OFFFEC16 | ID4 | Single step vector |
| OFFFF316 to OFFFF016 | ID5 | Watchdog timer vector |
| OFFFF7716 to 0FFFF416 | ID6 | $\overline{\mathrm{DBC}}$ vector |
| OFFFFB16 to 0FFFF816 | ID7 | $\overline{\text { NMI }}$ vector |
| OFFFFF16 to OFFFFC16 | ROM | Reset vector |

Figure 4.2.3. Address for ID Code Stored

## CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten by executing software commands from the CPU. Therefore, the user ROM area can be rewritten directly while the microcomputer is mounted on-board without having to use a ROM programmer, etc.
In CPU rewrite mode, only the user ROM area shown in Figure 4.2.1 can be rewritten and the boot ROM area cannot be rewritten. Make sure the Program and the Block Erase commands are executed only on each block in the user ROM area.
During CPU rewrite mode, the user ROM area be operated on in either Erase Write 0 (EW0) mode or Erase Write 1 (EW1) mode. Table 4.2.1 lists the differences between Erase Write 0 (EW0) and Erase Write 1 (EW1) modes.

Table 4.2.1. EW0 Mode and EW1 Mode

| Item | EW0 mode | EW1 mode |
| :---: | :---: | :---: |
| Operation mode | - Single chip mode <br> - Boot mode | Single chip mode |
| Areas in which a rewrite control program can be located | - User ROM area <br> - Boot ROM area | User ROM area |
| Areas in which a rewrite control program can be executed | Must be transferred to any area other than the flash memory (RAM) before being executed (Note 2) | Can be executed directly in the user ROM area |
| Areas which can be rewritten | User ROM area | User ROM area <br> However, this does not include the area in which a rewrite control program exists |
| Software command limitations | None | - Program, Block Erase command Cannot be executed on any block in which a rewrite control program exists <br> - Erase All Unlocked Block command Cannot be executed when the lock bit for any block in which a rewrite control program exists is set to " 1 " (unlocked) or the FMR0 register's FMR02 bit is set to " 1 " (lock bit disabled) <br> - Read Status Register command Cannot be executed |
| Modes after Program or Erase | Read Status Register mode | Read Array mode |
| CPU status during Auto Write and Auto Erase | Operating | Hold state (I/O ports retain the state in which they were before the command was executed) (Note 1) |
| Flash memory status detection | - Read the FMR0 register's FMRO0, FMR06, and FMR07 bits in a program <br> - Execute the Read Status Register command to read the status register's SR7, SR5, and SR4 flags. | Read the FMR0 register's FMR00, FMR06, and FMR07 bits in a program |

Note 1: Make sure no interrupts (except NMI and watchdog timer interrupts) and DMA transfers will occur.
Note 2: When in CPU rewrite mode, the PM10 and PM13 bits in the PM1 register are set to " 1 ". The rewrite control program can only be executed in the internal RAM.

## - EWO Mode

The microcomputer is placed in CPU rewrite mode by setting the FMRO register's FMR01 bit to "1" (CPU rewrite mode enabled), ready to accept commands. In this case, because the FMR1 register's FMR11 bit $=0$, EW0 mode is selected. The FMR01 bit can be set to " 1 " by writing " 0 " and then " 1 " in succession.
Use software commands to control program and erase operations. Read the FMRO register or status register to check the status of program or erase operation at completion.

## - EW1 Mode

EW1 mode is selected by setting FMR11 bit to " 1 " (by writing " 0 " and then " 1 " in succession) after setting the FMR01 bit to " 1 " (by writing " 0 " and then " 1 " in succession).
Read the FMRO register to check the status of program or erase operation at completion. The status register cannot be read during EW1 mode.

Figure 4.2 .4 shows the FMR0 and FMR1 registers.

## FMR00 Bit

This bit indicates the operating status of the flash memory. The bit is " 0 " when the Program, Erase, or Lock Bit program is running; otherwise, the bit is " 1 ".

## FMR01 Bit

The microcomputer is made ready to accept commands by setting the FMR01 bit to "1" (CPU rewrite mode). During boot mode, make sure the FMR05 bit also is " 1 " (user ROM area access).

## FMR02 Bit

The lock bit set for each block can be disabled by setting the FMR02 bit to "1" (lock bit disabled). (Refer to the description of the data protect function.) The lock bits set are enabled by setting the FMR02 bit to " 0 ". The FMR02 bit only disables the lock bit function and does not modify the lock bit data (lock bit status flag). However, if the Erase command is executed while the FMR02 bit is set to " 1 ", the lock bit data changes state from " 0 " (locked) to " 1 " (unlocked) after Erase is completed.

## FMSTP Bit

This bit is provided for initializing the flash memory control circuits, as well as for reducing the amount of current consumed in the flash memory. The internal flash memory is disabled against access by setting the FMSTP bit to " 1 ". Therefore, make sure the FMSTP bit is modified in other than the flash memory. In the following cases, set the FMSTP bit to " 1 ":

- When flash memory access resulted in an error while erasing or programming in EW0 mode (FMR00 bit not reset to "1" (ready))
- When entering low power mode or ring low power mode

Figure 4.2.7 shows a flow chart to be followed before and after entering low power mode.
Note that when going to stop or wait mode, the FMR0 register does not need to be set because the power for the internal flash memory is automatically turned off and is turned back on again after returning from stop or wait mode.

## FMR05 Bit

This bit switches between the boot ROM and user ROM areas during boot mode. Set this bit to "0" when accessing the boot ROM area (for read) or " 1 " (user ROM access) when accessing the user ROM area (for read, write, or erase).

## FMR06 Bit

This is a read-only bit indicating the status of auto program operation. The bit is set to " 1 " when a program error occurs; otherwise, it is cleared to " 0 ". For details, tefer to the description of the full status check.

## FMR07 Bit

This is a read-only bit indicating the status of auto erase operation. The bit is set to " 1 " when an erase error occurs; otherwise, it is cleared to " 0 ". For details, tefer to the description of the full status check.

Figure 4.2.5 and 4.2.6 show the setting and resetting of EW0 mode and EW1 mode, respectively.

## FMR11 Bit

Setting this bit to "1" places the microcomputer in EW1 mode.

## FMR16 Bit

This is a read-only bit indicating the execution result of the Read Lock Bit Status command.

Flash memory control register 0


Note 1: To set this bit to " 1 ", write " 0 " and then " 1 " in succession. Make sure no interrupts or DMA transfers will occur before writing " 1 " after writing " 0 ".
Write to this bit when the $\overline{\mathrm{NMI}}$ pin is in the high state. Also, while in EWO mode, modify this bit in other than the flash memory.
Note 2: To set this bit to " 1 ", write " 0 " and then " 1 " in succession when the FMR01 bit = 1 . Make sure no interrupts or no DMA transfers will occur before writing " 1 " after writing " 0 ".
Note 3: modify this bit in other than the flash memory.
Note 4: This flag is cleared to " 0 " by executing the Clear Status command
Note 5: Effective when the FMR01 bit = 1 (CPU rewrite mode). If the FMR01 bit $=0$, although the FMR03 bit can be set to "1" by writing " 1 " in a program, the flash memory is neither placed in low power mode nor initialized.
Note 6: This status includes writing or reading with the Lock Bit Program or Read Lock Bit Status command.
Flash memory control register 1


Note: To set this bit to " 1 ", write " 0 " and then " 1 " in succession when the FMR01 bit $=1$. Make sure no
interrupts or no DMA transfers will occur before writing " 1 " after writing " 0 ". Write this bit in the state
the NMI pin = "H". The FMR01 and FMR11 bits both are cleared to " 0 " by setting the FMR01 bit to " 0 ".

Figure 4.2.4. FIDR Register and FMR0 and FMR1 Registers

EW0 mode operation procedure


Note 1: Select 10 MHz or less for CPU clock using the CM0 register's CM06 bit and CM1 register's CM17 to 6 bits. Also, set the PM1 register's PM17 bit to "1" (with wait state).
Note 2: To set the FMR01 bit to " 1 ", write " 0 " and then " 1 " in succession. Make sure no interrupts or no DMA transfers will occur before writing " 1 " after writing " 0 ".
Write to the FMR01 bit from a program in other than the flash memory. Also write only when the $\overline{\text { NMI pin }}$ is " H " level.
Note 3: Disables the CPU rewrite mode after executing the Read Array command.
Note 4: User ROM area is accessed when the FMR05 bit is set to " 1 ".
Note 5: When in CPU rewrite mode, the PM10 and PM13 bits in the PM1 register are set to " 1 ". The rewrite control program can only be executed in the internal RAM or in an external area that is enabled for use when the PM13 bit $=1$.

Figure 4.2.5. Setting and Tesetting of EWO Mode

EW1 mode operation procedure


Note 1: In EW1 mode, do not set the microcomputer in boot mode.
Note 2: Select 10 MHz or less for CPU clock using the CM0 register's CM06 bit and CM1 register's CM17 to 6 bits. Also, set the PM1 register's PM17 bit to " 1 " (with wait state).
Note 3: To set the FMR01 bit to " 1 ", write " 0 " and then " 1 " in succession. Make sure no interrupts or no DMA transfers will occur before writing " 1 " after writing " 0 ". Write to the FMR01 bit from a program in other than the flash memory. Also write only when the NMI pin is " H " level.

Figure 4.2.6. Setting and Resetting of EW1 Mode


Figure 4.2.7. Processing Before and After Low Power Sissipation Mode

## Precautions on CPU Rewrite Mode

Described below are the precautions to be observed when rewriting the flash memory in CPU rewrite mode.

## (1) Operation Speed

Before entering CPU rewrite mode (EW0 or EW1 mode), select 10 MHz or less for BCLK using the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1 register. Also, set the PM17 bit in the PM1 register to " 1 " (with wait state).

## (2) Instructions to Prevent from Using

The following instructions cannot be used in EW0 mode because the flash memory's internal data is referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

## (3) Interrupts

EWO Mode

- Any interrupt which has a vector in the variable vector table can be used providing that its vector is transferred into the RAM area.
- The $\overline{\mathrm{NMI}}$ and watchdog timer interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.
Because the rewrite operation is halted when a $\overline{\text { NMI }}$ or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.
- The address match interrupt cannot be used because the flash memory's internal data is referenced.
EW1 Mode
- Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program or auto erase period.
- Avoid using watchdog timer interrupts.
- The $\overline{\mathrm{NMI}}$ interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table.
Because the rewrite operation is halted when a $\overline{\text { NMI interrupt occurs, the rewrite program must be }}$ executed again after exiting the interrupt service routine.


## (4) How to Access

To set the FMR01, FMR02, or FMR11 bit to " 1 ", write " 0 " and then " 1 " in succession. This is necessary to ensure that no interrupts or DMA transfers will occur before writing " 1 " after writing " 0 ". Also only when $\overline{\text { NMI }}$ pin is "H" level.

## (5) Writing in the User ROM Space

## EWO Mode

- If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O or parallel I/O mode should be used.


## EW1 Mode

- Avoid rewriting any block in which the rewrite control program is stored.


## (6) DMA Transfer

In EW1 mode, make sure that no DMA transfers will occur while the FMR0 register's FMR00 bit = 0 (during the auto program or auto erase period).

## (7) Writing Command and Data

Write the command code and data at even addresses.

## (8) Wait Mode

When shifting to wait mode, set the FMR01 bit to "0" (CPU rewrite mode disabled) before executing the WAIT instruction.

## (9) Stop Mode

When shifting to stop mode, the following settings are required:

- Set the FMR01 bit to "0" (CPU rewrite mode disabled) and disable DMA transfers before setting the CM10 bit to "1" (stop mode).
-Execute the JMP.B instruction subsequent to the instruction which sets the CM10 bit to "1" (stop mode)
Example program BSET 0, CM1 ; Stop mode
JMP.B L1
L1:
Program after returning from stop mode


## (10) Low Power Dissipation Mode

If the CM05 bit is set to " 1 " (main clock stop), the following commands must not be executed.

- Program
- Block erase
- Erase all unlocked blocks
- Lock bit program


### 4.3 Software Commands

Software commands are described below. The command code and data must be read and written in 16bit units, to and from even addresses in the user ROM area. When writing command code, the 8 highorder bits (D1t-D8) are ignored.

Table 4.3.1. Software Commands

| Command | First bus cycle |  |  | Second bus cycle |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Mode | Address | Data (Do to $\mathrm{D}_{7}$ ) | Mode | Address | $\begin{gathered} \text { Data } \\ \text { (Do to } \mathrm{D}_{7} \text { ) } \end{gathered}$ |
| Read array | Write | X | xxFF16 |  |  |  |
| Read status register | Write | X | xx7016 | Read | X | SRD |
| Clear status register | Write | X | xx5016 |  |  |  |
| Program | Write | WA | xx4016 | Write | WA | WD |
| Block erase | Write | X | xx2016 | Write | BA | xxD016 |
| Erase all unlocked block(Note) | Write | X | xxA716 | Write | X | xxD016 |
| Lock bit program | Write | BA | xx7716 | Write | BA | xxD016 |
| Read lock bit status | Write | X | xx7116 | Write | BA | xxD016 |

Note: It is only blocks 0 to 12 that can be erased by the Erase All Unlocked Block command.
Block A cannot be erased. Use the Block Erase command to erase block A.
SRD: Status register data (D7 to Do)
WA: Write address (Make sure the address value specified in the the first bus cycle is the same even address as the write address specified in the second bus cycle.)
WD: Write data (16 bits)
BA: Uppermost block address (even address, however)
X: Any even address in the user ROM area
x : High-order 8 bits of command code (ignored)

## Read Array Command (FF16)

This command reads the flash memory.
Writing 'xxFF16' in the first bus cycle places the microcomputer in read array mode. Enter the read address in the next or subsequent bus cycles, and the content of the specified address can be read in 16-bit units.
Because the microcomputer remains in read array mode until another command is written, the contents of multiple addresses can be read in succession.

## Read Status Register Command (7016)

This command reads the status register.
Write 'xx7016' in the first bus cycle, and the status register can be read in the second bus cycle. (Refer to "Status Register.") When reading the status register too, specify an even address in the user ROM area.
Do not execute this command in EW1 mode.

## Clear Status Register Command

This command clears the status register to " 0 ".
Write ' $\mathrm{xx5016}$ ' in the first bus cycle, and the FMR06 to FMR07 bits in the FMR0 register and SR4 to SR5 in the status register will be cleared to " 0 ".

## Program Command

This command writes data to the flash memory in 1 word (2 byte) units.
Write ' $x \times 4016$ ' in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle. Check the FMR00 bit in the FMRO register to see if auto programming has finished. The FMR00 bit is " 0 " during auto programming and set to " 1 " when auto programming is completed.
Check the FMR06 bit in the FMR0 register after auto programming has finished, and the result of auto programming can be known. (Refer to "Full Status Check.")
Each block can be protected against programming by a lock bit. (Refer to "Data Protect Function.")
Be careful not to write over the already programmed addresses.
In EW1 mode, do not execute this command on any address at which the rewrite control program is located.
In EWO mode, the microcomputer goes to read status register mode at the same time auto programming starts, making it possible to read the status register. The status register bit 7 (SR7) is cleared to " 0 " at the same time auto programming starts, and set back to " 1 " when auto programming finishes. In this case, the microcomputer remains in read status register mode until a read command is written next. The result of auto programming can be known by reading the status register after auto programming has finished.


Figure 4.3.1. Program Command

## Block Erase

Write 'xx2016' in the first bus cycle and write 'xxD016' to the uppermost address of a block (even address, however) in the second bus cycle, and an auto erase operation (erase and verify) will start. Check the FMR0 register's FMR00 bit to see if auto erasing has finished.
The FMROO bit is " 0 " during auto erasing and set to " 1 " when auto erasiing is completed.
Check the FMR0 register's FMR07 bit after auto erasing has finished, and the result of auto erasing can be known. (Refer to "Full Status Check.")
Figure 4.3.2 shows an example of a block erase flowchart.
Each block can be protected against erasing by a lock bit. (Refer to "Data Protect Function.")
Writing over already programmed addresses is inhibited.
In EW1 mode, do not execute this command on any address at which the rewrite control program is located.
In EW0 mode, the microcomputer goes to read status register mode at the same time auto erasing starts, making it possible to read the status register. The status register bit 7 (SR7) is cleared to "0" at the same time auto erasing starts, and set back to " 1 " when auto erasing finishes. In this case, the microcomputer remains in read status register mode until the Read Array or Read Lock Bit Status command is written next.


Note: Write the command code and data at even number.

Figure 4.3.2. Block Erase Command

## Erase All Unlocked Block

Write 'xxA716' in the first bus cycle and write 'xxD016' in the second bus cycle, and all blocks except block $A$ will be erased successively, one block at a time.
Check the FMR0 register's FMR00 bit to see if auto erasing has finished. The result of the auto erase operation can be known by inspecting the FMR0 register's FMR07 bit.
Each block can be protected against erasing by a lock bit. (Refer to "Data Protect Function.")
In EW1 mode, do not execute this command when the lock bit for any block = 1 (unlocked) in which the rewrite control program is stored, or when the FMR0 register's FMR02 bit = 1 (lock bit disabled).
In EW0 mode, the microcomputer goes to read status register mode at the same time auto erasing starts, making it possible to read the status register. The status register bit 7 (SR7) is cleared to " 0 " at the same time auto erasing starts, and set back to " 1 " when auto erasing finishes. In this case, the microcomputer remains in read status register mode until the Read Array or Read Lock Bit Status command is written next.
Note that only blocks 0 to 12 can be erased by the Erase All Unlocked Block command. Block A cannot be erased. Use the Block Erase command to erase block A.

## Lock Bit Program Command

This command sets the lock bit for a specified block to "0" (locked).
Write ' $x x 7716$ ' in the first bus cycle and write ' $x x$ D016' to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit for the specified block is cleared to " 0 ". Make sure the address value specified in the first bus cycle is the same uppermost block address that is specified in the second bus cycle.
Figure 4.3.3 shows an example of a lock bit program flowchart. The lock bit status (lock bit data) can be read using the Read Lock Bit Status command.
Check the FMRO register's FMR00 bit to see if writing has finished.
For details about the lock bit function, and on how to set the lock bit to " 1 ", refer to "Data Protect Function."


Note: Write the command code and data at even number.
Figure 4.3.3. Lock Bit Program Command

## Read Lock Bit Status Command (7116)

This command reads the lock bit status of a specified block.
Write ' $x x 7116$ ' in the first bus cycle and write ' $x x D 016$ ' to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit status of the specified block is stored in the FMR1 register's FMR16 bit. Read the FMR16 bit after the FMR0 register's FMR00 bit is set to "1" (ready).
Figure 4.3.4 shows an example of a read lock bit status flowchart.


Note: Write the command code and data at even number.

Figure 4.3.4. Read Lock Bit Status Command

## Data Protect Function

Each block in the flash memory has a nonvolatile lock bit. The lock bit is effective when the FMR02 bit = 0 (lock bit enabled). The lock bit allows each block to be individually protected (locked) against programming and erasure. This helps to prevent data from inadvertently written to or erased from the flash memory. The following shows the relationship between the lock bit and the block status.

- When the lock bit $=0$, the block is locked (protected against programming and erasure).
- When the lock bit $=1$, the block is not locked (can be programmed or erased).

The lock bit is cleared to " 0 " (locked) by executing the Lock Bit Program command, and is set to " 1 " (unlocked) by erasing the block. The lock bit cannot be set to "1" by a command.
The lock bit status can be read using the Read Lock Bit Status command
The lock bit function is disabled by setting the FMR02 bit to " 1 ", with all blocks placed in an unlocked state. (The lock bit data itself does not change state.) Setting the FMR02 bit to "0" enables the lock bit function (lock bit data retained).
If the Block Erase or Erase All Unlocked Block command is executed while the FMR02 bit = 1, the target block or all blocks are erased irrespective of how the lock bit is set. The lock bit for each block is set to "1" after completion of erasure.
For details about the commands, refer to "Software Commands."

## Status Register

The status register indicates the operating status of the flash memory and whether an erase or programming operation terminated normally or in error. The status of the status register can be known by reading the FMRO register's FMR00, FMR06, and FMR07 bits.
Table 4.3.2 shows the status register.
In EWO mode, the status register can be read in the following cases:
(1) When a given even address in the user ROM area is read after writing the Read Status Register command
(2) When a given even address in the user ROM area is read after executing the Program, Block Erase, Erase All Unlocked Block, or Lock Bit Program command but before executing the Read Array command.

## Sequencer Status (SR7 and FMR00 Bits )

The sequence status indicates the operating status of the flash memory. SR7 = 0 (busy) during auto programming, auto erase, and lock bit write, and is set to "1" (ready) at the same time the operation finishes.

## Erase Status (SR5 and FMR07 Bits)

Refer to "Full Status Check."

## Program Status (SR4 and FMR06 Bits)

Refer to "Full Status Check."

Table 4.3.2. Status Register

| Status register bit | FMR0 register bit | Status name | Contents |  | Value after reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | "0" | "1" |  |
| SR7 (D7) | FMR00 | Sequencer status | Busy | Ready | 1 |
| SR6 (D6) | - | Reserved | - | - | - |
| SR5 (D5) | FMR07 | Erase status | Terminated normally | Terminated in error | 0 |
| SR4 (D4) | FMR06 | Program status | Terminated normally | Terminated in error | 0 |
| SR3 (D3) | - | Reserved | - | - | - |
| SR2 (D2) | - | Reserved | - | - | - |
| SR1 (D1) | - | Reserved | - | - | - |
| SR0 (Do) | - | Reserved | - | - | - |

- Do to D7: Indicates the data bus which is read out when the Read Status Register command is executed.
- The FMR07 bit (SR5) and FMR06 bit (SR4) are cleared to "0" by executing the Clear Status Register command.
- When the FMR07 bit (SR5) or FMR06 bit (SR4) = 1, the Program, Block Erase, Erase All Unlocked Block, and Lock Bit Program commands are not accepted.


## Full Status Check

When an error occurs, the FMRO register's FMR06 to FMR07 bits are set to "1", indicating occurrence of each specific error. Therefore, execution results can be verified by checking these status bits (full status check). Table 4.3.3 lists errors and FMRO register status. Figure 4.3 .5 shows a full status check flowchart and the action to be taken when each error occurs.

Table 4.3.3. Errors and FMRO Register Status

| FRM00 register (status register) status |  | Error | Error occurance condition |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { FMR07 } \\ \text { (SR5) } \end{gathered}$ | $\begin{gathered} \text { FMR06 } \\ \text { (SR4) } \end{gathered}$ |  |  |
| 1 | 1 | Command sequence error | - When any command is not written correctly <br> - When invalid data was written other than those that can be written in the second bus cycle of the Lock Bit Program, Block Erase, or Erase All Unlocked Block command (i.e., other than 'xxD016' or 'xxFF16') (Note 1) |
| 1 | 0 | Erase error | - When the Block Erase command was executed on locked blocks (Note 2) <br> - When the Block Erase or Erase All Unlocked Block command was executed on unlocked blocks but the blocks were not automatically erased correctly |
| 0 | 1 | Program error | - When the Block Erase command was executed on locked blocks <br> (Note 2) <br> - When the Program command was executed on unlocked blocks but the blocks were not automatically programmed correctly. <br> - When the Lock Bit Program command was executed but not programmed correctly |

Note 1: If "xxFF16" is written by the 2nd bus cycle of these commands, it will become lead array mode and the command code written by the 1 st bus cycle will become invalid simultaneously.
Note 2: When FMR02 bit is "1" (lock bit is invalid), an error is not generated on these conditions.


Figure 4.3.5. Full Status Check and Handling Procedure for Each Error

## Standard Serial I/O Mode

In standard serial input/output mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a serial programmer suitable for M306H3FCFP. For more information about serial programmers, contact the manufacturer of your serial programmer. For details on how to use, refer to the user's manual included with your serial programmer.
Table 4.3.4 lists pin functions (flash memory standard serial input/output mode). Figures 4.3 .7 show pin connections for serial input/output mode.

## ID Code Check Function

This function determines whether the ID codes sent from the serial programmer and those written in the flash memory match. (Refer to the desctiption of the functions to inhibit rewriting flash memory version.)

Table 4.3.4. Pin Functions (Flash Memory Standard Serial I/O Mode)

| Pin | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| Vcc,Vss | Power input |  | Apply the voltage guaranteed for Program and Erase to Vcc pin and 0 V to Vss pin. |
| CNVss | CNVss | 1 | Connect to Vcc pin. |
| RESET | Reset input | 1 | Reset input pin. While RESET pin is "L" level, input a 20 cycle or longer clock to XIN pin. |
| M1 | Mode select | 1 | Connect to Vss pin. |
| START | Oscillation selection input | 1 | Connect to Vcc pin. |
| XIN | Clock input | 1 | Connect a ceramic resonator or crystal oscillator between XIN and |
| Xout | Clock output | 0 | and open Xout pin. |
| BYTE | BYTE | 1 | Connect this pin to Vcc or Vss. |
| AVcc, AV ss | Analog power supply input |  | Connect AVss to Vss and AVcc to Vcc, respectively. |
| Vref | Reference voltage input | 1 | Enter the reference voltage for $A D$ from this pin. |
| P00 to P07 | Input port P0 | 1 | Input "H" or "L" level signal or open. |
| P10 to P17 | Input port P1 | 1 | Input "H" or "L" level signal or open. |
| P20 to P27 | Input port P2 | 1 | Input "H" or "L" level signal or open. |
| P30 to P37 | Input port P3 | 1 | Input "H" or "L" level signal or open. |
| P40 to P47 | Input port P4 | 1 | Input "H" or "L" level signal or open. |
| P51 to P54, P56, P57 | Input port P5 | 1 | Input "H" or "L" level signal or open. |
| P50 | $\overline{\mathrm{CE}}$ input | 1 | Input "H" level signal. |
| P55 | $\overline{\text { EPM }}$ input | 1 | Input "L" level signal. |
| P60 to P63 | Input port P6 | 1 | Input "H" or "L" level signal or open. |
| P64/RTS1 | BUSY output | O | Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: Monitors the boot program operation check signal output pin. |
| P65/CLK1 | SCLK input | 1 | Standard serial I/O mode 1: Serial clock input pin Standard serial I/O mode 2: Input "L". |
| P66/RXD1 | RxD input | 1 | Serial data input pin |
| P67/TXD1 | TxD output | 0 | Serial data output pin (Note 1) |
| P70 to P77 | Input port P7 | 1 | Input "H" or "L" level signal or open. |
| P80 to P84, P86, P87 | Input port P8 | 1 | Input "H" or "L" level signal or open. |
| P85/NM1 | NMI input | I | Connect this pin to Vcc. |
| P90 to P97 | Input port P9 | 1 | Input "H" or "L" level signal or open. |
| P100 to P107 | Input port P10 | 1 | Input "H" or "L" level signal or open. |
| P11 | Output port P11 | 0 | Open |
| Vdd2, Vss2 | Power input |  | Connect Vdd2 pin to Vcc and connect Vss2 pin to Vss. |
| Vdd3, Vss3 | Power input |  | Connect VdD3 pin to Vcc and connect Vss3 pin to Vss. |
| LP2 to LP4 | Filter output | O | Open |
| FSCIN | Fsc input pin for synchronized signal generating | 1 | Open |
| CVIN1, SYNCIN | Compound video input | 1 | Input "H" or "L" level signal or open. |
| SVREF | Synchronous slice level input | I | A slice potential input pin in slicing a synchronized signal. |

Note 1: When using standard serial input/output mode 1, the TxD pin must be held high while the RESET pin is pulled low. Therefore, connect this pin to Vcc via a resistor. Because this pin is directed for data output after reset, adjust the pull-up resistance value in the system so that data transfers will not be affected.


Figure 4.3.6. Pin Connections for Serial I/O Mode

## Example of Circuit Application in the Standard Serial I/O Mode

Figure 4.3.7 and 4.3 .8 show example of circuit application in standard serial I/O mode 1 and mode 2, respectively. Refer to the user's manual for serial writer to handle pins controlled by a serial writer.


Figure 4.3.7. Circuit Application in Standard Serial I/O Mode 1


Figure 4.3.8. Circuit Application in Standard Serial I/O Mode 2

## Parallel I/O Mode

In parallel input/output mode, the user ROM and boot ROM areas can be rewritten by using a parallel programmer suitable for the M16C/62P group. For more information about parallel programmers, contact the manufacturer of your parallel programmer. For details on how to use, refer to the user's manual included with your parallel programmer.

## User ROM and Boot ROM Areas

In the boot ROM area, an erase block operation is applied to only one 4 Kbyte block. The boot ROM area contains a standard serial input/output mode based rewrite control program which was written in it when shipped from the factory. Therefore, when using a serial programmer, be careful not to rewrite the boot ROM area.

When in parallel output mode, the boot ROM area is located at addresses 0FF00016 to 0FFFFFF16. When rewriting the boot ROM area, make sure that only this address range is rewritten. (Do not access other than the addresses OFF00016 to OFFFFF16.)

## ROM Code Protect Function

The ROM code protect function inhibits the flash memory from being read or rewritten. (Refer to the description of the functions to inhibit rewriting flash memory version.)

## 5. PACKAGE OUTLINE

116P6A-A MMP

| EIAJ Package Code | JEDEC Code | Weight(g) | Lead Material |
| :---: | :---: | :---: | :---: |
| LQFP116-P-2020-0.65 | - |  | Cu Alloy |



Plastic 116pin $20 \times 20 \mathrm{~mm}$ body LQFP


Recommended Mount Pad

| Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | - | 1.7 |
| A1 | 0.05 | 0.125 | 0.2 |
| A2 | - | 1.4 | - |
| b | 0.17 | 0.22 | 0.27 |
| c | 0.105 | 0.125 | 0.175 |
| D | 19.9 | 20.0 | 20.1 |
| E | 19.9 | 20.0 | 20.1 |
| e | - | 0.65 | - |
| HD | 21.8 | 22.0 | 22.2 |
| HE | 21.8 | 22.0 | 22.2 |
| L | 0.35 | 0.5 | 0.65 |
| L1 | - | 1.0 | - |
| Lp | 0.45 | 0.6 | 0.75 |
| A3 | - | 0.25 | - |
| X | - | - | 0.13 |
| y | - | - | 0.1 |
| $\theta$ | $0^{\circ}$ | - | $8^{\circ}$ |
| b2 | - | 0.225 | - |
| I2 | 0.95 | - | - |
| MD | - | 20.4 | - |
| ME | - | 20.4 | - |

## 6. USEGE NOTES

## Precautions for External Bus

1. In the mask ROM version, connect the CNVss pin to the Vcc when use microprocessor mode or memory expansion mode.
In the flash memory version, connect the CNVss pin and the M1 pin to the Vcc.
2. In the mask ROM version, contents of internal ROM cannot be read out when reseting the CNVss pin with "H" input. In the flash memory version, contents of internal ROM cannot be read out when reseting the CNVss pin and the M1 pin with "H" input.

## Precautions for Power Control

1. When exiting stop mode by hardware reset, set RESET pin to "L" until a main clock oscillation is stabilized.
2. Insert more than four NOP instructions after an WAIT instruction or a instruction to set the CM10 bit of CM1 register to " 1 ". When shifting to wait mode or stop mode, an instruction queue reads ahead to the next instruction to halt a program by an WAIT instruction and an instruction to set the CM10 bit to "1" (all clocks stopped). The next instruction may be executed before entering wait mode or stop mode, depending on a combination of instruction and an execution timing.
3. Wait until the $\mathrm{td}(\mathrm{M}-\mathrm{L})$ elapses or main clock oscillation stabilization time, whichever is longer, before switching the clock source for CPU clock to the main clock.
Similarly, wait until the sub clock oscillates stably before switching the clock source for CPU clock to the sub clock.
4. Suggestions to reduce power consumption
(a) Ports

The processor retains the state of each I/O port even when it goes to wait mode or to stop mode. A current flows in active I/O ports. A pass current flows in input ports that high-impedance state. When entering wait mode or stop mode, set non-used ports to input and stabilize the potential.

## (b) A-D converter

When A-D conversion is not performed, set the VCUT bit of ADiCON1 register to "0" (no Vref connection). When A-D conversion is performed, start the A-D conversion at least $1 \mu$ s or longer after setting the VCUT bit to "1" (VREF connection).
(c) Stopping peripheral functions

Use the CM0 register CM02 bit to stop the unnecessary peripheral functions during wait mode. However, because the peripheral function clock (fc32) generated from the sub-clock does not stop, this measure is not conducive to reducing the power consumption of the chip. If low speed mode or low power dissipation mode is to be changed to wait mode, set the CM02 bit to "0" (do not peripheral function clock stopped when in wait mode), before changing wait mode.

## (d) Switching the oscillation-driving capacity

Set the driving capacity to "LOW" when oscillation is stable.
(e) External clock

When using an external clock input for the CPU clock, set the CM0 register CM05 bit to "1" (stop). Setting the CM05 bit to " 1 " disables the XOUT pin from functioning, which helps to reduce the amount of current drawn in the chip. (When using an external clock input, note that the clock remains fed into the chip regardless of how the CM05 bit is set.)

## Precautions for Protect

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be cleared to " 0 " (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to " 1 ". Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to " 1 " and the next instruction.

## Precautions for Interrupts

## Reading address 0000016

Do not read the address 0000016 in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 0000016 during the interrupt sequence. At this time, the IR bit for the accepted interrupt is cleared to " 0 ".
If the address 0000016 is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is cleared to " 0 ". This causes a problem that the interrupt is canceled, or an unexpected interrupt request is generated.

## Setting the SP

Set any value in the SP(USP, ISP) before accepting an interrupt. The SP(USP, ISP) is cleared to ' 000016 ' after reset. Therefore, if an interrupt is accepted before setting any value in the SP(USP, ISP), the program may go out of control.
Especially when using NMI interrupt, set a value in the ISP at the beginning of the program. For the first and only the first instruction after reset, all interrupts including NMI interrupt are disabled.

## The NMI Interrupt

1. The $\overline{\mathrm{NMI}}$ interrupt cannot be disabled. If this interrupt is unused, connect the $\overline{\text { NMI pin to } \mathrm{Vcc} \text { via a }}$ resistor (pull-up).
2. The input level of the NMI pin can be read by accessing the P8 register's P8_5 bit. Note that the P8_5 bit can only be read when determining the pin level in NMI interrupt routine.
3. Stop mode cannot be entered into while input on the NMI pin is low. This is because while input on the NMI pin is low the CM1 register's CM10 bit is fixed to " 0 ".
4. Do not go to wait mode while input on the $\overline{\text { NMI }}$ pin is low. This is because when input on the $\overline{\text { NMI }}$ pin goes low, the CPU stops but CPU clock remains active; therefore, the current consumption in the chip does not drop. In this case, normal condition is restored by an interrupt generated thereafter.
5. The low and high level durations of the input signal to the NMI pin must each be 2 CPU clock cycles +300 ns or more.

## Changing the Interrupt Generate Factor

If the interrupt generate factor is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to "1" (interrupt requested). If you changed the interrupt generate factor for an interrupt that needs to be used, be sure to clear the IR bit for that interrupt to " 0 " (interrupt not requested).
"Changing the interrupt generate factor" referred to here means any act of changing the source, polarity or timing of the interrupt assigned to each software interrupt number. Therefore, if a mode change of any peripheral function involves changing the generate factor, polarity or timing of an interrupt, be sure to clear the IR bit for that interrupt to "0" (interrupt not requested) after making such changes. Refer to the description of each peripheral function for details about the interrupts from peripheral functions.

Figure 6.1 shows the procedure for changing the interrupt generate factor.


IR bit: A bit in the interrupt control register for the interrupt whose interrupt generate factor is to be changed

Note 1: The above settings must be executed individually. Do not execute two or more settings simultaneously (using one instruction).
Note 2: Use the I flag for the $\overline{\mathrm{NTi}}$ interrupt ( $\mathrm{i}=0$ to 5 ).
For the interrupts from peripheral functions other than the INTi interrupt, turn off the peripheral function that is the source of the interrupt in order not to generate an interrupt request before changing the interrupt generate factor. In this case, if the maskable interrupts can all be disabled without causing a problem, use the I flag. Otherwise, use the corresponding ILVL2 to ILVL0 bit for the interrupt whose interrupt generate factor is to be changed.
Note 3: Refer to Section "Rewrite the Interrupt Control Register" for details about the instructions to use and the notes to be taken for instruction execution.

Figure 6.1. Procedure for Changing the Interrupt Generate Factor

## INT Interrupt

1. Either an " $L$ " level of at least $\mathrm{tw}(\mathrm{INH})$ or an " H " level of at least tw ( INL$)$ width is necessary for the signal input to pins INTo through INT5 regardless of the CPU operation clock.
2. If the POL bit in the INTOIC to INT5IC registers or the IFSR7 to IFSR0 bits in the IFSR register are changed, the IR bit may inadvertently set to 1 (interrupt requested). Be sure to clear the IR bit to 0 (interrupt not requested) after changing any of those register bits.

## Rewrite the Interrupt Control Register

(1) The interrupt control register for any interrupt should be modified in places where no requests for that interrupt may occur. Otherwise, disable the interrupt before rewriting the interrupt control register.
(2) To rewrite the interrupt control register for any interrupt after disabling that interrupt, be careful with the instruction to be used.

## Changing any bit other than the IR bit

If while executing an instruction, a request for an interrupt controlled by the register being modified occurs, the IR bit in the register may not be set to " 1 " (interrupt requested), with the result that the interrupt request is ignored. If such a situation presents a problem, use the instructions shown below to modify the register.
Usable instructions: AND, OR, BCLR, BSET

## Changing the IR bit

Depending on the instruction used, the IR bit may not always be cleared to "0" (interrupt not requested). Therefore, be sure to use the MOV instruction to clear the IR bit.
(3) When using the I flag to disable an interrupt, refer to the sample program fragments shown below as you set the I flag. (Refer to (2) for details about rewrite the interrupt control registers in the sample program fragments.)
Examples 1 through 3 show how to prevent the I flag from being set to "1" (interrupts enabled) before the interrupt control register is rewrited, owing to the effects of the internal bus and the instruction queue buffer.

## Example 1: Using the NOP instruction to keep the program waiting until the interrupt control register is modified

INT_SWITCH1:
FCLR I ; Disable interrupts.
AND.B \#00h, 0055h ; Set the TAOIC register to "0016".
NOP
NOP
FSET I ; Enable interrupts.
The number of NOP instruction is as follows.
PM20=1(1 wait) : $2, \mathrm{PM} 20=0$ (2 wait) : 3 , when using HOLD function : 4 .
Example 2: Using the dummy read to keep the FSET instruction waiting
INT_SWITCH2:
FCLR I ; Disable interrupts.
AND.B \#00h, 0055h ; Set the TAOIC register to "0016".
MOV.W MEM, RO ; Dummy read.
FSET I ; Enable interrupts.
Example 3: Using the POPC instruction to changing the I flag

| INT_SWITCH3: |  |  |
| :---: | :--- | :--- |
| PUSHC | FLG |  |
| FCLR | I | ; Disable interrupts. |
| AND.B | \#00h, 0055h | ; Set the TAOIC register to "0016". |
| POPC | FLG | ; Enable interrupts. |

## Watchdog Timer Interrupt

Initialize the watchdog timer after the watchdog timer interrupt occurs.

## Precautions for DMAC

## Write to DMAE Bit in DMiCON Register

When both of the conditions below are met, follow the steps below.

## Conditions

- The DMAE bit is set to " 1 " again while it remains set (DMAi is in an active state).
- A DMA request may occur simultaneously when the DMAE bit is being written.

Step 1: Write "1" to the DMAE bit and DMAS bit in DMiCON register simultaneously ${ }^{\left({ }^{*} 1\right)}$.
Step 2: Make sure that the DMAi is in an initial state ${ }^{(* 2)}$ in a program.
If the DMAi is not in an initial state, the above steps should be repeated.

## Notes:

*1. The DMAS bit remains unchanged even if " 1 " is written. However, if " 0 " is written to this bit, it is set to " 0 " (DMA not requested). In order to prevent the DMAS bit from being modified to " 0 ", " 1 " should be written to the DMAS bit when " 1 " is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained.
Similarly, when writing to the DMAE bit with a read-modify-write instruction, "1" should be written to the DMAS bit in order to maintain a DMA request which is generated during execution.
*2. Read the TCRi register to verify whether the DMAi is in an initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in an initial state. (If a DMA request occurs after writing to the DMAE bit, the value written to the TCRi register is " 1 ".) If the read value is a value in the middle of transfer, the DMAi is not in an initial state.

## Precautions for Timers

## Timer A

## (a) Timer A (Timer Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR ( $\mathrm{i}=0$ to 4 ) register and the TAi register before setting the TAiS bit in the TABSR register to "1" (count starts).
Always make sure the TAiMR register is modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.
2. While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, if the counter is read at the same time it is reloaded, the value "FFFF16" is read. Also, if the counter is read before it starts counting after a value is set in the TAi register while not counting, the set value is read.

## (b) Timer A (Event Counter Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR ( $\mathrm{i}=0$ to 4 ) register, the TAi register, the UDF register, the ONSF register TAZIE, TAOTGL and TAOTGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to " 1 " (count starts).
Always make sure the TAiMR register, the UDF register, the ONSF register TAZIE, TAOTGL and TAOTGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.
2. While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, "FFFF16" can be read in underflow, while reloading, and "000016" in overflow. When setting TAi register to a value during a counter stop, the setting value can be read before a counter starts counting. Also, if the counter is read before it starts counting after a value is set in the TAi register while not counting, the set value is read.

## (c) Timer A (One-shot Timer Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR ( $\mathrm{i}=0$ to 4) register, the TAi register, the ONSF register TAOTGL and TAOTGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).
Always make sure the TAiMR register, the ONSF register TAOTGL and TAOTGH bits and the TRGSR register are modified while the TAiS bit remains " 0 " (count stops) regardless whether after reset or not.
2. When setting TAiS bit to "0" (count stop), the followings occur:

- A counter stops counting and a content of reload register is reloaded.
- TAiout pin outputs "L".
- After one cycle of the CPU clock, the IR bit of TAilC register is set to " 1 " (interrupt request).

3. Output in one-shot timer mode synchronizes with a count source internally generated. When an external trigger has been selected, one-cycle delay of a count source as maximum occurs between a trigger input to TAiln pin and output in one-shot timer mode.
4. The IR bit is set to " 1 " when timer operation mode is set with any of the following procedures:

- Select one-shot timer mode after reset.
- Change an operation mode from timer mode to one-shot timer mode.
- Change an operation mode from event counter mode to one-shot timer mode.

To use the timer Ai interrupt (the IR bit), set the IR bit to "0" after the changes listed above have been made.
5. When a trigger occurs, while counting, a counter reloads the reload register to continue counting after generating a re-trigger and counting down once. To generate a trigger while counting, generate a second trigger between occurring the previous trigger and operating longer than one cycle of a timer count source.

## (d) Timer A (Pulse Width Modulation Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR ( $i=0$ to 4 ) register, the TAi register, the ONSF register TAOTGL and TAOTGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).
Always make sure the TAiMR register, the ONSF register TAOTGL and TAOTGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.
2. The IR bit is set to " 1 " when setting a timer operation mode with any of the following procedures:

- Select the PWM mode after reset.
- Change an operation mode from timer mode to PWM mode.
- Change an operation mode from event counter mode to PWM mode.

To use the timer Ai interrupt (interrupt request bit), set the IR bit to "0" by program after the above listed changes have been made.
3. When setting TAiS register to "0" (count stop) during PWM pulse output, the following action occurs:

- Stop counting.
- When TAiout pin is output " H ", output level is set to " L " and the IR bit is set to " 1 ".
- When TAiout pin is output "L", both output level and the IR bit remains unchanged.


## Timer B

## (a) Timer B (Timer Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR ( $i=0$ to 5 ) register and TBi register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts).
Always make sure the TBiMR register is modified while the TBiS bit remains " 0 " (count stops) regardless whether after reset or not.
2. A value of a counter, while counting, can be read in TBi register at any time. "FFFF16" is read while reloading. Setting value is read between setting values in TBi register at count stop and starting a counter.
(b) Timer B (Event Counter Mode)
3. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR ( $\mathrm{i}=0$ to 5) register and TBi register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts).
Always make sure the TBiMR register is modified while the TBiS bit remains " 0 " (count stops) regardless whether after reset or not.
4. The counter value can be read out on-the-fly at any time by reading the TBi register. However, if this register is read at the same time the counter is reloaded, the read value is always "FFFF16." If the TBi register is read after setting a value in it while not counting but before the counter starts counting, the read value is the one that has been set in the register.

## (c) Timer B (Pulse Period/pulse Width Measurement Mode)

1. The timer remains idle after reset. Set the mode, count source, etc. using the TBiMR ( $\mathrm{i}=0$ to 5 ) register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts). Always make sure the TBiMR register is modified while the TBiS bit remains " 0 " (count stops) regardless whether after reset or not. To clear the MR3 bit to " 0 " by writing to the TBiMR register while the TBiS bit = "1" (count starts), be sure to write the same value as previously written to the TMOD0, TMOD1, MR0, MR1, TCK0 and TCK1 bits and a 0 to the MR2 bit.
2. The IR bit of TBilC register ( $\mathrm{i}=0$ to 5 ) goes to " 1 " (interrupt request), when an effective edge of a measurement pulse is input or timer Bi is overflowed. The factor of interrupt request can be determined by use of the MR3 bit of TBiMR register within the interrupt routine.
3. If the source of interrupt cannot be identified by the MR3 bit such as when the measurement pulse input and a timer overflow occur at the same time, use another timer to count the number of times timer B has overflowed.
4. To set the MR3 bit to "0" (no overflow), set TBiMR register with setting the TBiS bit to "1" and counting the next count source after setting the MR3 bit to " 1 " (overflow).
5. Use the IR bit of TBilC register to detect only overflows. Use the MR3 bit only to determine the interrupt factor within the interrupt routine.
6. When a count is started and the first effective edge is input, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.
7. A value of the counter is indeterminate at the beginning of a count. MR3 may be set to " 1 " and timer Bi interrupt request may be generated between a count start and an effective edge input.
8. For pulse width measurement, pulse widths are successively measured. Use program to check whether the measurement result is an " H " level width or an " L " level width.

## Precautions for Serial I/O (Clock-synchronous Serial I/O)

## Transmission/reception

With an external clock selected, and choosing the RTS function, the output level of the RTSi pin goes to " $L$ " when the data-receivable status becomes ready, which informs the transmission side that the reception has become ready. The output level of the RTSi pin goes to "H" when reception starts. So if the RTSi pin is connected to the CTSi pin on the transmission side, the circuit can transmission and reception data with consistent timing. With the internal clock, the $\overline{\mathrm{RTS}}$ function has no effect.

## Transmission

When an external clock is selected, the conditions must be met while if the UiC0 register's CKPOL bit $=$ " 0 " (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = " 1 " (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

- The TE bit of UiC1 register= "1" (transmission enabled)
- The TI bit of UiC1 register = "0" (data present in UiTB register)
- If CTS function is selected, input on the CTSi pin = "L"


## Reception

1. In operating the clock-synchronous serial I/O, operating a transmitter generates a shift clock. Fix settings for transmission even when using the device only for reception. Dummy data is output to the outside from the TxDi pin when receiving data.
2. When an internal clock is selected, set the UiC1 register ( $\mathrm{i}=0$ to 2 )'s TE bit to 1 (transmission enabled) and write dummy data to the UiTB register, and the shift clock will thereby be generated. When an external clock is selected, set the UiC1 register ( $\mathrm{i}=0$ to 2 )'s TE bit to 1 and write dummy data to the UiTB register, and the shift clock will be generated when the external clock is fed to the CLKi input pin.
3. When successively receiving data, if all bits of the next receive data are prepared in the UARTi receive register while the UiC1 register ( $\mathrm{i}=0$ to 2 )'s RE bit = " 1 " (data present in the UiRB register), an overrun error occurs and the UiRB register OER bit is set to " 1 " (overrun error occurred). In this case, because the content of the UiRB register is indeterminate, a corrective measure must be taken by programs on the transmit and receive sides so that the valid data before the overrun error occurred will be retransmitted. Note that when an overrun error occurred, the SiRIC register IR bit does not change state.
4. To receive data in succession, set dummy data in the lower-order byte of the UiTB register every time reception is made.
5. When an external clock is selected, the conditions must be met while if the CKPOL bit = " 0 ", the external clock is in the high state; if the CKPOL bit = " 1 ", the external clock is in the low state.

- The RE bit of UiC1 register= "1" (reception enabled)
- The TE bit of UiC1 register= "1" (transmission enabled)
- The TI bit of UiC1 register= "0" (data present in the UiTB register)


## Precautions for Serial I/O (UART Mode)

## Special Mode 4 (SIM Mode)

A transmit interrupt request is generated by setting the U2C1 register U2IRS bit to " 1 " (transmission complete) and U2ERE bit to " 1 " (error signal output) after reset. Therefore, when using SIM mode, be sure to clear the IR bit to " 0 " (no interrupt request) after setting these bits.

## Precautions for A-D Converter

1. Set ADCON0 (except bit 6), ADCON1 and ADCON2 registers when A-D conversion is stopped (before a trigger occurs).
2. When the VCUT bit of ADCON1 register is changed from " 0 " (Vref not connected) to " 1 " (Vref connected), start A-D conversion after passing $1 \mu$ s or longer.
3. To prevent noise-induced device malfunction or latchup, as well as to reduce conversion errors, insert capacitors between the $\mathrm{AVcc}, \mathrm{Vref}$, and analog input pins ( $\mathrm{ANi}(\mathrm{i}=0$ to 7 )) each and the AVss pin. Similarly, insert a capacitor between the Vcc pin and the Vss pin. Figure 6.2 is an example connection of each pin.
4. Make sure the port direction bits for those pins that are used as analog inputs are set to " 0 " (input mode). Also, if the ADCONO register's TGR bit = 1 (external trigger), make sure the port direction bit for the ADTRG pin is set to " 0 " (input mode).
5. When using key input interrupts, do not use any of the four AN4 to AN7 pins as analog inputs. (A key input interrupt request is generated when the A-D input voltage goes low.)
6. The $\phi A D$ frequency must be 10 MHz or less. Without sample-and-hold function, limit the $\phi A D$ frequency to 250 kHz or more. With the sample and hold function, limit the \$AD frequency to 1 MHz or more.
7. When changing an A-D operation mode, select analog input pin again in the CH 2 to CHO bits of ADCON0 register and the SCAN1 to SCAN0 bits of ADCON1 register.


ANi: ANi (i=0 to 7)
Note 1: $\mathrm{C} 1 \geq 0.47 \mu \mathrm{~F}, \mathrm{C} 2 \geq 0.47 \mu \mathrm{~F}, \mathrm{C} 3 \geq 100 \mathrm{pF}, \mathrm{C} 4 \geq 0.1 \mu \mathrm{~F}, \mathrm{C} 5 \geq 0.1 \mu \mathrm{~F}$ (reference)
Note 2: Use thick and shortest possible wiring to connect capacitors.

Figure 6.2. Use of capacitors to reduce noise
8. If the CPU reads the ADi register ( $\mathrm{i}=0$ to 7 ) at the same time the conversion result is stored in the ADi register after completion of A-D conversion, an incorrect value may be stored in the ADi register. This problem occurs when a divide-by-n clock derived from the main clock or a subclock is selected for CPU clock.

- When operating in one-shot or single-sweep mode

Check to see that A-D conversion is completed before reading the target ADi register. (Check the ADIC register's IR bit to see if A-D conversion is completed.)

- When operating in repeat mode or repeat sweep mode 0 or 1

Use the main clock for CPU clock directly without dividing it.
9. If A-D conversion is forcibly terminated while in progress by setting the ADCONO register's ADST bit to "0" (A-D conversion halted), the conversion result of the A-D converter is indeterminate. The contents of $A D i$ registers irrelevant to $A-D$ conversion may also become indeterminate. If while $A-D$ conversion is underway the ADST bit is cleared to " 0 " in a program, ignore the values of all ADi registers.

## Precautions for Programmable I/O Ports

1. Setting the SM32 bit in the S3C register to "1" causes the P92 pin to go to a high-impedance state. Similarly, setting the SM42 bit in the S4C register to "1" causes the P96 pin to go to a high-impedance state.
2. The input threshold voltage of pins differs between programmable input/output ports and peripheral functions.
Therefore, if any pin is shared by a programmable input/output port and a peripheral function and the input level at this pin is outside the range of recommended operating conditions VIH and VIL (neither "high" nor "low"), the input level may be determined differently depending on which side-the programmable input/output port or the peripheral function-is currently selected.

## Electric Characteristic Differences Between Mask ROM and Flash Memory Version Microcomputers

Flash memory version and mask ROM version may have different characteristics, operating margin, noise tolerated dose, noise width dose in electrical characteristics due to internal ROM, different layout pattern, etc. When switching to the mask ROM version, conduct equivalent tests as system evaluation tests conducted in the flush memory version.

## Precautions for Flash Memory Version

## Precautions for Functions to Inhibit Rewriting Flash Memory Rewrite

ID codes are stored in addresses 0FFFDF16, 0FFFE316, OFFFEB16, 0FFFEF16, 0FFFF316, 0FFFF716, and 0FFFFB16. If wrong data are written to theses addresses, the flash memory cannot be read or written in standard serial I/O mode.
The ROMCP register is mapped in address 0FFFFFF16. If wrong data is written to this address, the flash memory cannot be read or written in parallel I/O mode.
In the flash memory version of microcomputer, these addresses are allocated to the vector addresses $(\mathrm{H})$ of fixed vectors.

## Precautions for Stop mode

When shifting to stop mode, the following settings are required:

- Set the FMR01 bit to "0" (CPU rewrite mode disabled) and disable DMA transfers before setting the CM10 bit to "1" (stop mode).
- Execute the JMP.B instruction subsequent to the instruction which sets the CM10 bit to "1" (stop mode)
Example program BSET 0, CM1 ; Stop mode
JMP.B L1
L1:
Program after returning from stop mode


## Precautions for Wait mode

When shifting to wait mode, set the FMR01 bit to "0" (CPU rewrite mode diabled) before executing the WAIT instruction.

## Precautions for Low power dissipation mode

If the CM05 bit is set to "1" (main clock stop), the following commands must not be executed.

- Program
- Block erase
- Erase all unlocked blocks
- Lock bit program


## Writing command and data

Write the command code and data at even addresses.

## Precautions for Program Command

Write ' $x \times 4016$ ' in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.

## Precautions for Lock Bit Program Command

Write ' $x x 7716$ ' in the first bus cycle and write ' $x x D 016$ ' to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit for the specified block is cleared to " 0 ". Make sure the address value specified in the first bus cycle is the same uppermost block address that is specified in the second bus cycle.

## Operation speed

Before entering CPU rewrite mode (EW0 or EW1 mode), select 10 MHz or less for CPU clock using the CM0 register's CM06 bit and CM1 register's CM17-6 bits. Also, set the PM1 register's PM17 bit to 1 (with wait state).

## Instructions inhibited against use

The following instructions cannot be used in EWO mode because the flash memory's internal data is referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

## Interrupts

EWO Mode

- Any interrupt which has a vector in the variable vector table can be used providing that its vector is transferred into the RAM area.
- The NMI and watchdog timer interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.
Because the rewrite operation is halted when a NMI or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.
- The address match interrupt cannot be used because the flash memory's internal data is referenced.


## EW1 Mode

- Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program or auto erase period.
- Avoid using watchdog timer interrupts.
- The NMI interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table.
Because the rewrite operation is halted when a NMI interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.


## How to access

To set the FMR01, FMR02, or FMR11 bit to " 1 ", write " 0 " and then " 1 " in succession. This is necessary to ensure that no interrupts or DMA transfers will occur before writing " 1 " after writing " 0 ". Also only when NMI pin is " H " level.

## Writing in the user ROM area

## EWO Mode

- If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O or parallel I/O mode should be used.


## EW1 Mode

- Avoid rewriting any block in which the rewrite control program is stored.


## DMA transfer

In EW1 mode, make sure that no DMA transfers will occur while the FMR0 register's FMR00 bit = 0 (during the auto program or auto erase period).

## Regarding Programming/Erasure Times and Execution Time

As the number of programming/erasure times increases, so does the execution time for software commands (Program, Block Erase, Erase All Unlock Blocks, and Lock Bit Program). Especially when the number of programming/erasure times exceeds 1,000 , the software command execution time is noticeably extended. Therefore, the software command wait time that is set must be greater than the maximum rated value of electrical characteristics.
The software commands are aborted by hardware reset 1, hardware reset 2, NMI interrupt, and watchdog timer interrupt. If a software command is aborted by such reset or interrupt, the block that was in process must be erased before reexecuting the aborted command.

## Other Notes

## Timing of power supplying

The power need to supply to Vcc, VDD2, VDD3 and AVcc at a time. While operating, must set same voltage.

## Power supply noise and latch-up

In order to avoid power supply noise and latch-up, connect a bypass capacitor (more than $0.1 \mu \mathrm{~F}$ ) directly between the Vcc pin and Vss pin, VdD2 pin and Vss2 pin, VdD3 pin and Vss3 pin, AVcc pin and AVss pin using a heavy wire.
And, connect a capacitor (more than $0.1 \mu \mathrm{~F}$ ) to the TEST1 pin ( 35 pin ).

## When oscillation circuit stop for data slicer

Expansion register XTAL_VCO, PDC_VCO_ON,VPS_VCO_ON is set at " L ", when the data slicer is not used, and the oscillation is stopped. When starting oscillation again, set data at the folowing order.
(a) Set expansion register XTAL_VCO = "H."
(b) Set expansion register PDC_VCO_ON, VPS_VCO_ON = "H."
(c) 60 ms or more is a waiting state (stability period of internal oscillation circuit + data slice prepara tion).

* To operate slice RAM, set expansion register XTAL_VCO = "H."

Access the memories after wating for 20 ms certainly when resuming synchronous oscillation from the off state.

## When operation start from stand-by mode (clock is stopped)

Set up an extended register as follows in standby mode.
(a) Set extended register XTAL_VCO, PDC_VCO_ON, and VPS_VCO_ON as "L."
(b) Set extended register STBY0 and STBY1 as "H." Set the other extended register as an initial state (at reset).
When you return to an oscillation state from a clock oscillation stop, set up as the notes of the oscillation circuit stop for data slicers.

Notes on operating with a low supply voltage (Vcc $=2.60 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{f}(\mathrm{XcIN})=32 \mathrm{KHz}$ )
When in single-chip mode, this product can operate with a low supply voltage only during low power dissipation mode. Before operating with a low supply voltage, always be sure to set the relevant register bits to select low power dissipation mode (BCLK : $f(X C I N)$, main clock XIN : stop, subclock XCIN : oscillating). Then reduce the power supply voltage Vcc to 3.0 V .
Also, when returning to normal operation, raise the power supply voltage to 5.0 V while in low power consumption mode before entering normal operation mode.
When moving from any operation mode to another, make sure a state transition occurs according to the state transition diagram (Figure 2.5.9) in Section 2.5.3, "Power control."
The status of the power supply voltage Vcc during operation mode transition is shown in Figure 6.3 below.

| Vcc |
| :--- |
| $\begin{array}{l}\text { Nower control } \\ \text { operation modes }\end{array}$ |
| $\begin{array}{l}\text { Note 2: When operating with a low supply voltage, be aware that only the CPU, ROM, RAM, } \\ \text { input/output ports, timers (timers A and B), and the interrupt control circuit can be used. } \\ \text { All other internal resources (e.g., data slicer, DMAC and A/D) cannot be used. }\end{array}$ |

Figure 6.3 Status of the power supply voltage Vcc during operation mode transition

## Serial I/O (RxDi input setup time)

For the RxDi input setup time, refer to the rated values shown below, as well as Electrical Characteristics Table 3.23, "Serial I/O."

Table6.1. Serial I/O (Vcc=5V)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tsu(D-C) | RxDi input setup time | 70 |  | ns |

Note: Refer to "Table 3.23. Serial I/O of the Electrical Characteristics.

## 7. Differences Between M306H3MC-XXXFP/FCFP and M306H2MC-XXXFP/FCFP

Differences Between M306H3MC-XXXFP/FCFP and M306H2MC-XXXFP/FCFP:
Differences in Mask ROM Version and Flash Memory Version (Note 1)

| Item | M306H3MC-XXXFP/FCFP | M306H2MC-XXXFP/FCFP |
| :---: | :---: | :---: |
| Supply voltage | $\begin{aligned} & 4.75 \text { to } 5.25 \mathrm{~V}(\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}) \\ & 2.60 \text { to } 5.25 \mathrm{~V}(\mathrm{f}(\mathrm{XCIN})=32 \mathrm{kHz}) \end{aligned}$ | $\begin{aligned} & 4.75 \mathrm{~V} \text { to } 5.25 \mathrm{~V}(\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}) \\ & 2.80 \mathrm{~V} \text { to } 5.25 \mathrm{~V}(\mathrm{f}(\mathrm{XIN})=32 \mathrm{kHz}) \end{aligned}$ |
| Clock Generating Circuit | When placed in low power mode, a divide-by-8 value is used foe these clocks. The XIN drive capability is set to HIGH. | When placed in low power mode, the divide-by-n value for the main clock does not change. Nor does the XIN drive capability change. |
| External device connect area | $\begin{aligned} & 0400016 \text { to 07FFF16(PM13=0) } \\ & 0800016 \text { to OFFFF16(PM10=0) } \\ & 1000016 \text { to 26FFF16 } \\ & 2800016 \text { to } 7 \text { FFFF16 } \\ & 8000016 \text { to CFFFF16(PM13=0) } \\ & \text { D000016 to FFFFF16(Microprocessor mode) } \end{aligned}$ | 0400016 to 07FFF16 <br> 0800016 to 27FFF 16 <br> 3000016 to FFFFF16 (Microprocessor mode) <br> (M306H2FCFP doesn't have microprocessor mode) |
| Upper address in memory expansion mode and microprocessor mode | P40 to P43 (A16 to A19), P34 to P37 (A12 to A15) : Switchable between address bus and I/O port | P40 to P43 (A16 to A19) <br> : Switchable between address bus and I/O port A12 to A15 : No switchable |
| Software wait to external area | Variable (0 to 3 waits) | Variable (0 to 1 waits) |
| Protect | Can be set for PM0, PM1, PM2, CM0, CM1, PD9, S3C, S4C, PCLKR registers | Can be set for PM0, PM1, CM0, CM1, PD9, S3C, S4C registers |
| Watchdog timer | Watchdog timer interrupt or watchdog timer reset is selected Count source protective mode is available | Watchdog timer interrupt <br> No count source protective mode |
| Address match interrupt | 4 | 2 |
| Timers A, B count source | Selectable: f1, f2, f8, f32, fc32 | Selectable: f1, f8, f32, fc32 |
| Serial I/O (UART0 to UART2) | (UART, clock synchronous, $\mathrm{I}^{2} \mathrm{C}$ bus, IE bus) $\times 3$ | (UART, clock synchronous,) x 2 <br> (UART, clock synchronous, IIC bus, IE bus) $\times 1$ |
| UART0 to UART2, SI/O3, SI/O4 count source | Select from fisıo, f2sıo, f8sıo, f32sıO | Select from f1, f8, f32 |
| Serial I/O RTStiming | Assert low when receive buffer is read | Assert low when reception is completed |
| Serial I/O CTS/RTS separate function | Have | None |
| UART2 data transmit timing | After data was written, transfer starts at the 2nd BRG overflow timing <br> (same as UART0 and UART1) | After data was written, transfer starts at the 1st BRG overflow timing <br> (Output starts one cycle of BRG overflow earlier than UART0 and UART1) |
| Serial I/O sleep function | None | Have |

Note 1: About the details and the electric characteristics, refer to data sheet.

Differences Between M306H3MC-XXXFP/FCFP and M306H2MC-XXXFP/FCFP: Differences in Mask ROM Version and Flash Memory Version (Note 1)

| Item | M306H3MC-XXXFP/FCFP | M306H2MC-XXXFP/FCFP |
| :---: | :---: | :---: |
| Serial I/O ${ }^{12} \mathrm{C}$ mode | Start condition, stop condition: Auto-generationable | Start condition, stop condition: Not auto-generationable |
| Serial I/O ${ }^{1}{ }^{2} \mathrm{C}$ mode SDA delay | Only digital delay is selected as SDA delay <br> SDA digital delay count source: BRG | Analog or digital delay is selected as SDA delay SDA digital delay count source: 1/f(XIN) |
| $\begin{aligned} & \mathrm{SI} / \mathrm{O} 3, \mathrm{SI} / \mathrm{O} 4 \\ & \text { clock polarity } \end{aligned}$ | Selectable | Fixed |
| A-D converter operation clock | Selectable: fad, fad divided by $2,3,4,6,12$ | Selectable: fAD, fAD/2, fAD/4 |
| Low power dissipation starting function | Selectable of middle speed mode (the main clock divided by 8) and low power dissipation mode (sub clock) by the external pin. | Only middle speed mode (the main clock divided by 8 ) at reset release |
| Sauce clock for data slicer | Use main clock | Supply from the FSCIN pin |
| The register for data slice system setup | Three lines | Two lines |
| Horizontal synchronized signal calculation | Have | None |
| Horizontal synchronized interrupt | It is possible to generate interruption with the specified horizonal line. | None |
| Filter pin for JUST CLOCK | P93 : programmable I/O port, Timer B3 input or the input for JUST CLOCK can be changed | P93 : programmable I/O port or Timer B3 input can be changed |
| Remote control function | By inputting the pulse of remote control into P94, distinction of a header pattern is possible. | None |
| CRC operation circuit for EPG-J | Have. <br> 82-bit CRC error detection and the error correction by majority logic are possible. | None |

Note 1: About the details and the electric characteristics, refer to data sheet.

Differences in Flash Memory Version (Note 1)

| Item | M306H3FCFP | M306H2FCFP |
| :--- | :--- | :--- |
| User ROM blocks | 7 blocks: 4 Kbytes $\times 2,8$ Kbytes $\times 3$, <br> 32 Kbytes $\times 1,64$ Kbytes $\times 1$ | 32 Kbytes $\times 4$ |
| CPU rewrite mode | Have (EW1 mode) | None (EW1 mode) |
| Protect by block unit <br> (by lock bit) | Have | None |
| Boot ROM area | 0FF00016 - OFFFFF16 <br> (4K byte) | 0DE00016 - 0DFFFF16 <br> (8K byte) |

Note 1: About the details and the electric characteristics, refer to data sheet.

Differences Between M306H3MC-XXXFP/FCFP and M306H2MC-XXXFP/FCFP:
Pin Connection (Note 1)

| Item | M306H3MC-XXXFP | M306H3FCFP | M306H2MC-XXXFP | M306H2FCFP |
| :---: | :---: | :---: | :---: | :---: |
| 35-pin | TEST 1 pin <br> - Pin for test <br> - It connects with GND through a capacitor |  | M2 pin <br> - Pin for test <br> - "L" is inputted | M2 pin <br> - The power supply input pin for flash rewriting. <br> - Usually, OV are impressed, 4.75 V to 5.25 V are applied at flash memory rewriting. |
| 36-pin | M1 pin <br> - Pin for test <br> - " H " or " L " is inputted. | M1 pin <br> - Mode selection input pin <br> - "H" is inputted when use microprocesser mode or memory expansion mode. <br> - "L" is inputted when use standard serial I/O mode (single-chip mode) | M1 pin <br> - Pin for test <br> - "L" is inputted | M1 pin <br> - Chip mode setting input pin. <br> - Usually, " $L$ " is inputted |
| 108-pin | START pin <br> - The pin for oscillation s input. <br> - Oscillation circuit is cho $\begin{aligned} & \text { "H" } \cdots \text { XIN-Xout } \\ & \text { "L" } \cdot \cdots \text { XcIN-Xcout } \end{aligned}$ | ection <br> en | VDD1 <br> - Digital system powe <br> - 4.75 to 5.25 are imp | r supply input pin ressed |
| 111-pin | TEST 2 pin <br> - Pin for test <br> - "L" is inputted |  | Vss1 <br> - GND |  |

Note 1: About the details and the electric characteristics, refer to data sheet.

Keep safety first in your circuit designs

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they
do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com)
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. stake. Please contact Rration semiconductors are notion or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
5. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials
6. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
aws and regulations of Japan and/or the country of destination is prohibited.
7. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein
http://www.renesas.com

Copyright © 2003. Renesas Technology Corporation, All rights reserved. Printed in Japan.

## REVISION DESCRIPTION LIST

| Rev. <br> No. | Revision Description | Rev. date |
| :---: | :---: | :---: |
| 0.20 | First Edition of PDF File | 0202 |
| 0.21 | P2 Table of contents is changed. <br> P3 F1.3.1 is changed. <br> P4 T1.4.1 is changed. <br> P5 L1 and T1.5.1 are changed. <br> P7 T1.5.2 is changed. <br> P8 T1.5.3 is changed. <br> P9 2.OPERATION OF FUNCTIONAL is added in L1. <br> M306H3FCFP is added in L3, L6 and L10. L2, L3, L5, L6, L9 and L10 are changed. <br> F2.1.1 is changed. <br> P10 L1, L2 are changed. <br> P12 L1 to L4 are changed. L5, L6 are delated. Hardware Reset 2 is delated. <br> P13 L1, L9 are changed. Oscillation Stop Detection Reset is delated. <br> P14 F2.3.2 is changed. <br> P15 T2.3.1 is changed. <br> P16 Table of SFR register is changed. <br> P17 Table of SFR register is changed. <br> P18 Table of SFR register is changed. <br> P19 Table of SFR register is changed. <br> P20 Table of SFR register is changed. <br> P21 Table of SFR register is changed. <br> P22 L1 is changed. L9 is added. T2.4.2 is changed. L16, L17 are changed. <br> P23 F2.4.1 is changed. <br> P24 F2.4.2 is changed. <br> - F1.6.3 Memory Map in Single Chip Mode is delated. <br> P25 to P35 2.4.1 Bus and 2.4.2 Bus Control are added. <br> P36 L2 is changed. L5 and L6 are delated. T2.5.1 is changed. <br> P37 F2.5.1 is changed. <br> P38 F2.5.2 is changed. <br> P39 F2.5.3 is changed. <br> P40 F2.5.4 is changed. <br> - F1.9.6 PLC0 Register is delated. <br> P41 L13 and L14 are added. L16 is changed. L19 is changed. <br> P42 L10 is changed. L14 and L15 are added. <br> - (4) PLL Clock is delated. <br> P43 F2.5.7 is changed. <br> P44 L6 to L8 is changed. L10 and L11 are delated. L13, L16, L17, L21 and L24 are changed. <br> P45 L5 and L12 are changed. L14 to L19, L23 to L27, L33 to L34 and L38 to L40 are delated. | 0829 |


| Rev. No. | Revision Description | Rev. date |
| :---: | :---: | :---: |
| 0.21 | P46 T1.9.3 delated. L3 to L5 are changed. L12 to L13 are delated. <br> P48 L4 to L6 are changed. L18 to L21 and L45 to L46 are delated. <br> P50 L3 to L4 are delated. F2.5.8 is changed. <br> P51 F2.5.9 is changed. <br> - T1.9.7 Allowed Transition and Setting is delated. <br> P52 L8 to L9 are delated. <br> - Oscillation Stop and Re-oscillation Detect Function is delated. <br> - How to Use Oscillation Stop and Re-oscillation Detect Function is delated. <br> P53 L8 and L9 are changed. L8 is delated. F2.6.1 is changed. <br> P86 F2.10.1 is changed. <br> P87 F2.10.2 is changed. <br> P158 L2 and L4 are changed. T2.12.1 is changed. <br> P159 F2.12.1 is changed. <br> P160 F2.12.2 is changed. <br> P161 F2.12.3 is changed. <br> P162 T2.12.2 is changed. <br> P163 F2.12.4 is changed. <br> P164 F2.12.3 is changed. <br> P165 F2.12.5 is changed. <br> P166 T2.12.4 is changed. <br> P167 F2.12.6 is changed. <br> P168 T2.12.5 is changed. <br> P169 F2.12.7 is changed. <br> P170 T2.12.6 is changed. <br> P171 F2.12.8 is changed. <br> P172 (a) Resolution Select Function is delated. L3 and L14 are changed. <br> L19 to L20 are delated. <br> P173 L8 is delated. F2.12.10 is changed. <br> P174 L8 is changed. L11 is delated. F2.12.11 is changed. <br> P199 T2.14.4 is changed. <br> P242 L3, L10, L11, L16 and L24 are changed. L14 to L15 are delated. <br> P243 F2.15.1 is changed. <br> P244 F2.15.2 is changed. <br> P246 F2.15.4 is changed. <br> P248 F2.15.7 is changed. <br> P249 F2.15.8 is changed. <br> - F1.25.9 PC14 Register and PUR3 Register is delated. <br> P252 T2.15.1 and T2.15.2 are changed. <br> P254 to P275 3.Electrical Characteristics is changed. <br> P276 T4.1.1 and T4.1.2 are changed. <br> P277 L3 to L5 and L8 to L9 are delated. F4.2.1 is changed. | 0829 |


| Rev. No. | Revision Description | Rev. date |
| :---: | :---: | :---: |
| 0.21 | P278 L2 is changed. <br> P279 F4.2.2 is changed. <br> P280 F4.2.1 is changed. <br> P283 F4.2.4 is changed. <br> P284 F4.2.5 is changed. <br> P285 F4.2.6 is changed. <br> P296 Notes are added in T4.3.3. <br> P298 L6 to L7 are changed. <br> P299 T4.3.4 is changed. <br> P300 F4.3.6 is changed. <br> - F1.27.14 Pin Connections for Serial I/O Mode (2) is delated. <br> - F1.27.15 Pin Connections for Serial I/O Mode (3) is delated. <br> P301 F4.3.7 is changed. <br> P302 F4.3.8 is changed. <br> - 5.7 Electrical Characteristics is delated. | 0829 |
| 1.00 | All page Type name is changed. <br> P3 F1.3.1 is changed. <br> P5 F1.4.1 is changed. <br> P6 F1.5.1 is changed. <br> P8 T1.5.2 is changed. <br> P9 T1.5.3 is changed. <br> P28 (3) Chip Select Signal L5 to L6 are delated. <br> P35 (10) Software Wait L3 to L4 are delated. L6 is changed. <br> P36 Note 3 is delated. <br> P40 F2.5.1 is changed. <br> P46 F2.5.7 is changed. <br> P54 F2.5.9 is changed. <br> P56 L11 is changed. <br> P61 T2.7.2 is changed. <br> P65 F2.7.4 is changed. <br> P71 F2.7.10 is changed. <br> P91 F2.10.6 is changed. <br> P98 F2.10.10 is changed. <br> P100 F2.10.11 is changed. <br> P101 F2.10.13 is changed. <br> P109 F2.11.1 is changed. <br> P132 F2.11.21 is changed. <br> P135 T2.11.12 is changed. <br> P159 F2.12.1 is changed. <br> P174 F2.12.11 is changed. <br> P177 F2.14.1 is changed. | 0308 |


| Rev. <br> No. | Revision Description | Rev. date |
| :---: | :---: | :---: |
| 1.00 | P178 L2 and L4 are changed. T2.14.1 is changed. <br> P179 T2.14.2 is changed <br> P180 F2.14.2 is changed <br> P181 F2.14.3 is changed <br> P182 L2 to L4 are changed. T2.14.3 and F2.14.5 are changed. <br> P183 L6 is changed. F2.14.6 is changed. <br> P185 F2.14.8 is changed. <br> P186 Figure of register (1) is changed. <br> P192 Figure of register (7) is changed. <br> P194 Figure of register (10) is changed. <br> P195 Figure of register (11) is changed. <br> P196 Figure of register (12) is changed. <br> P197 Figure of register (13) is changed. <br> P198 Figure of register (14) is changed. <br> P199 T2.14.4 is changed. <br> P200 L7 is changed. F2.14.9 is changed. <br> P201 Figure of register (1) is changed. <br> P202 Figure of register (2) is changed. <br> P204 Figure of register (5) is changed. <br> P205 Figure of register (6) is changed. <br> P222 Figure of register (29) is changed. <br> P226 Figure of register (38) is changed. <br> P235 F2.14.22 is changed. <br> P237 L15 and L23 are changed. <br> P243 Title of F2.15.7 is changed. <br> P244 Title of F2.15.8 is changed. <br> P249 T3.1 is changed. <br> P251 T3.4, T3.5 and T3.6 are changed. <br> P252 T3.7 is changed. <br> P253 T3.8 is changed. <br> P254 T3.9 is changed. <br> P261 F3.2 is changed. <br> P277 L22 is changed. <br> P278 F4.2.4 is changed. <br> P279 F4.2.5 is changed. <br> P281 F4.2.7 is changed. <br> P285 L1 and L5 are changed. <br> P287 L16 is changed. <br> P307 (c) Timer B 8. is changed. <br> P310 L13 is changed. <br> P315 L21 is changed. <br> P317 L2 to L3 in table are changed. | 0308 |


| $\begin{aligned} & \text { Rev. } \\ & \text { No. } \\ & \hline \end{aligned}$ | Revision Description | Rev. date |
| :---: | :---: | :---: |
| 1.00 | P1 L2 is changed. <br> P3 F1.3.1 is changed. <br> P36 T2.4.10 is changed. <br> P179 T2.14.2 is changed. <br> P181 F2.14.3 is changed. <br> P183 F2.14.6 is changed. <br> P186 Bit composition of a CRC register (1) is changed. <br> P226 Bit composition of an expansion register (38) is changed. <br> P254 T3.9 is changed. <br> P278 F4.2.4 is changed. <br> P310 F6.2 is changed. | 0308 |


[^0]:    Note 1: Write to this register while serial I/O is neither transmitting nor receiving

