

Dual N & P-Channel Enhancement Mode Field Effect Transistor KDS8928A

■ Features

- N-Channel

5.5 A, 30 V $R_{DS(ON)} = 0.030 \Omega$ @ $V_{GS} = 4.5V$

$R_{DS(ON)} = 0.038 \Omega$ @ $V_{GS} = 2.5V$

- P-Channel



-4 A, -20 V $R_{DS(ON)} = 0.055 \Omega$ @ $V_{GS} = -4.5V$

$R_{DS(ON)} = 0.070 \Omega$ @ $V_{GS} = -2.5V$

- High density cell design for extremely low $R_{DS(ON)}$.

- High power and handling capability in a widely used surface mount package

- Dual (N & P-Channel) MOSFET in surface mount package.



■ Absolute Maximum Ratings $T_a = 25^\circ C$

Parameter	Symbol	N-Channel	P- Channel	Unit
Drain to Source Voltage	V_{DSS}	30	30	V
Gate to Source Voltage	V_{GS}	8	-8	V
Drain Current Continuous (Note 1a)	I_D	5.5	-4	A
Drain Current Pulsed		20	-20	A
Power Dissipation for Single Operation	P_D	2		W
Power Dissipation for Single Operation (Note 1a) (Note 1b)	P_D	1.6		W
(Note 1c)		1		
		0.9		
Operating and Storage Temperature	T_J, T_{STG}	-55 to 150		°C
Thermal Resistance Junction to Ambient (Note 1a)	$R_{\theta JA}$	78		°C/W
Thermal Resistance Junction to Case (Note 1)	$R_{\theta JC}$	40		°C/W

KDS8928A■ Electrical Characteristics $T_a = 25^\circ\text{C}$

Parameter	Symbol	Testconditons		Min	Typ	Max	Unit
Drain-Source Breakdown Voltage	B_{VDSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	N-Ch	30			V
		$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	P-Ch	-20			
Breakdown Voltage Temperature Coefficient	$\frac{\Delta B_{VDSS}}{\Delta T_J}$	$I_D = 250 \mu\text{A}$, Referenced to 25°C	N-Ch		32		$\text{mV}/^\circ\text{C}$
		$I_D = -250 \mu\text{A}$, Referenced to 25°C	P-Ch		-23		
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 24\text{V}, V_{GS} = 0 \text{ V}$	N-Ch			1	μA
		$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$	P-Ch			-1	
Gate-Body Leakage	I_{GS}	$V_{GS} = \pm 8 \text{ V}, V_{DS} = 0 \text{ V}$	N-Ch			± 100	nA
		$V_{GS} = \pm 8 \text{ V}, V_{DS} = 0 \text{ V}$	P-Ch			± 100	
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	N-Ch	0.4	0.67		V
		$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	P-Ch	-0.4	-0.6		
Gate Threshold Voltage Temperature Coefficient	$\frac{\Delta V_{GS(\text{th})}}{\Delta T_J}$	$I_D = 250 \mu\text{A}$, Referenced to 25°C	N-Ch		-3		$\text{mV}/^\circ\text{C}$
		$I_D = -250 \mu\text{A}$, Referenced to 25°C	P-Ch		4		
Static Drain-Source On-Resistance	$R_{DS(\text{on})}$	$V_{GS} = 4.5 \text{ V}, I_D = 5.5\text{A}$	N-Ch		0.025	0.03	$\text{m}\Omega$
		$V_{GS} = 2.5 \text{ V}, I_D = 4.5\text{A}$			0.031	0.038	
Static Drain-Source On-Resistance	$R_{DS(\text{on})}$	$V_{GS} = -4.5 \text{ V}, I_D = -4 \text{ A}$	P-Ch		0.043	0.055	
		$V_{GS} = -2.5 \text{ V}, I_D = -3.4 \text{ A}$.059	0.072	
On-State Drain Current	$I_{D(\text{on})}$	$V_{GS} = 4.5 \text{ V}, V_{DS} = 5\text{V}$	N-Ch	20			A
		$V_{GS} = -4.5 \text{ V}, V_{DS} = -5\text{V}$	P-Ch	-20			
Forward Transconductance	g_{FS}	$V_{DS} = 5\text{V}, I_D = 5.5\text{A}$	N-Ch		20		S
		$V_{DS} = -5\text{V}, I_D = -4\text{A}$	P-Ch		13		
Input Capacitance	C_{iss}	N-Channel $V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$		N-Ch	900		pF
Output Capacitance	C_{oss}	P-Channel $V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$		P-Ch	1130		
Reverse Transfer Capacitance	C_{rss}			N-Ch	410		pF
Turn-On Delay Time	$t_{d(on)}$	P-Ch		P-Ch	480		
Turn-On Rise Time	t_r	N-Channel $V_{DD} = 6 \text{ V}, I_D = 1 \text{ A}, V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$ (Note 2)		N-Ch	110		pF
Turn-Off Delay Time	$t_{d(off)}$	P-Ch $V_{DD} = -10 \text{ V}, I_D = -1 \text{ A}, V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$ (Note 2)		P-Ch	120		
Turn-Off Fall Time	t_f			N-Ch	6	12	ns
Total Gate Charge	Q_g	P-Ch $V_{DS} = 10\text{V}, I_D=5.5\text{A}, V_{GS}=4.5\text{V}$ (Note 2)		P-Ch	8	16	
Gate-Source Charge	Q_{gs}	N-Channel $V_{DS}=-5\text{V}, I_D=-4\text{A}, V_{GS}=-5\text{V}$ (Note 2)		N-Ch	19	31	ns
Gate-Drain Charge	Q_{gd}	P-Ch $V_{DS}=-5\text{V}, I_D=-4\text{A}, V_{GS}=-5\text{V}$ (Note 2)		P-Ch	23	37	
				N-Ch	42	67	ns
				P-Ch	260	360	
				N-Ch	13	24	ns
				P-Ch	90	125	
				N-Ch	19.8	28	nC
				P-Ch	20	28	
				N-Ch	2		nC
				P-Ch	2.8		
				N-Ch	6.3		nC
				P-Ch	3.2		


KDS8928A

■ Electrical Characteristics Ta = 25°C

Parameter	Symbol	Testconditons	Min	Typ	Max	Unit
Maximum Continuous Drain-Source Diode Forward Current	Is		N-Ch		1.3	A
			P-Ch		-1.3	
Drain-Source Diode Forward Voltage	VSD	VGS = 0 V, Is = 1.3A (Not 2)	N-Ch	0.68	1.2	V
		VGS = 0 V, Is = -1.3A (Not 2)	P-Ch	-0.7	-1.2	

Notes:


1. R_{thJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{thJC} is guaranteed by design while R_{thCA} is determined by the user's board design.



a. 78°C/W on a 0.5 in² pad of 2oz copper.



b. 125°C/W on a 0.02 in² pad of 2oz copper.



c. 135°C/W on a 0.003 in² pad of 2oz copper.

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2.0%..