# 5-V Low-Drop Fixed Voltage Regulator

# ILE 4278

# Features

- Output voltage tolerance  $\leq \pm 2\%$ , 4%
- Very low current consumption
- · Separated reset and watchdog output
- Low-drop voltage
- Watchdog
- Adjustable watchdog activating threshold
- Adjustable reset threshold
- Overtemperature protection
- Reverse polarity protection
- Short-circuit proof
- Suitable for use in automotive electronics
- Wide temperature range

## **Functional Description**

The ILE 4278 is a monolithic integrated low-drop fixed-voltage regulator which can supply loads up to 200 mA. The device is available in the 14-SOP-225 package. It is designed to supply microprocessor systems under the severe conditions of automotive applications and therefore equipped with additional protection functions against over load, short circuit and overtemperature. Of course the ILE 4278 can also be used in other applications where a stabilized voltage is required.

An input voltage  $V_1$  in the range of  $6V \le V_1 \le 28V$  is regulated to  $V_{Q,nom} = 5$  V with an accuracy of  $\pm 2\%$ .

An input voltage  $V_1$  in the range of  $28V \le V_1 \le 45$  V is regulated to  $V_{Q,nom} = 5$  V with an accuracy of  $\pm$  4%.

The device operates in the wide temperature range of  $T_i = -40$  to 12 5 °C.

Two additional features are implemented in the ILE 4278 a load dependent watchdog function as well as a sophisticated reset function including power on reset, under voltage reset, adjustable reset delay time and adjustable reset switching threshold.

The watchdog function monitors the microcontroller, including time base failures. In case of a missing rising edge within a certain pulse repetition time the watchdog output is set to LOW. Programming of the max. repetition time can be done easily by an external reset





delay capacitor. To prevent a reset in case of missing pulses, the watchdog output WO is separate from the reset output RO for the ILE 4278. The watchdog output can be used as an interrupt signal for the microcontroller. In any case it is possible to connect pin WO and pin RO externally.

When the controller is set to sleep mode or low power mode its current consumption drops and no watchdog pulses are created. In order to avoid unnecessary wake up signals due to missing pulses at pin WI the watchdog feature can be disabled as a function of the load current. The switch off threshold is set by an external resistor to pin WADJ. The watchdog function can also be used as a timer, which periodically wakes up the controller. Therefore the pin WADJ has to be connected to the output Q.

The power on reset feature is necessary for a defined start of the microprocessor when switching on the application. The reset signal at pin RO goes high after a certain delay timed  $t_{rd}$  when the output voltage of the regulator has surpassed the reset threshold. The delay time is set by the external delay capacitor. An under voltage reset circuit supervises the output voltage. In case  $V_{q}$  falls below the reset threshold the reset output is set to LOW after a short reset reaction time  $t_{rr}$ . The reset LOW signal is generated down to an output voltage  $V_{q}$  of 1 V. In addition the reset switching threshold can be adjusted by an external voltage divider. This feature is useful with microprocessors which guarantee a safe operation down to voltages below the internally set reset threshold of 4.65 V typical.



## **Pin Configuration**

(top view)

## 14-SOP



## Figure 1

#### **Pin Definitions and Functions**

Pin	Symbol	Function
1	WO	<b>Watchdog Output</b> ; the open collector output is connected to the 5 V output via an integrated resistor of 30 k $\Omega$ .
2	WADJ	Watchdog Adjust; an external resistor to GND determines the watchdog activating threshold.
3, 4, 5, 10, 11, 12	GND	Ground
6	D	<b>Reset Delay</b> ; connect a capacitor to ground for delay time adjustment.
7	RADJ	<b>Reset Switching Threshold Adjust</b> ; for setting the switching threshold, connect a voltage divider from output to ground. If this input is connected to ground, the reset is triggered at the internal threshold.
8	WI	Watchdog Input; rising edge-triggered input for monitoring a microcontroller.
9	Q	<b>5 V Output Voltage;</b> block to ground with min. 10 μF capacitor, ESR $\leq$ 5 Ω.
13	Ι	<b>Input Voltage;</b> block to ground directly on the IC with ceramic capacitor.
14	RO	<b>Reset Output</b> ; the open collector output is connected to the 5 V output via an integrated resistor of 30 k $\Omega$ .



**Block Diagram** 



Figure 2



# **Absolute Maximum Ratings**

Parameter	Symbol	Lim	it Values	Unit	Notes
		min.	max.		
Input Voltage I					
Voltage	$V_{\mathrm{I}}$	- 42	45 V	_	
Current	$I_{\mathrm{I}}$	_	_	mA	Internally limited
Output Voltage Q	2				
Voltage	$V_{Q}$	- 1	25	V	-
Current	IQ	_	_	mA	Internally limited
Reset Output RO					
Voltage	$V_{RO}$	- 0.3	25	V	-
Current	$I_{\sf RO}$	- 5	5	mA	_
Reset Delay D					
Voltage	$V_{D}$	- 0.3	7	V	-
Current	I <sub>D</sub>	- 2	2	mA	_
Reset Switching	Threshold Adjus	st RADJ			
Voltage	$V_{RADJ}$	- 0.3	7	V	-
Current	$I_{RADJ}$	_	_	mA	Internally limited
Watchdog Input V	NI				
Voltage	$V_{ m WI}$	- 0.3	7	V	-
Current	$I_{ m WI}$	-	-	mA	Internally limited
Watchdog Outpu	t WO				
Voltage	$V_{\sf WO}$	- 0.3	25	V	-
Current	$I_{WO}$	- 5	5	mA	_



## Absolute Maximum Ratings (cont'd)

### $T_{\rm i} = -40$ to 150 °C

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		

#### Watchdog Adjust WADJ

Voltage	$V_{WADJ}$	- 0.3	7	V	_
Current	$I_{WADJ}$	_	-	mA	Internally limited

#### **Ground GND**

Current I <sub>GND</sub>	- 100	50	mA	-
--------------------------	-------	----	----	---

#### Temperatures

Junction temperature	T <sub>j</sub>	- 40	150	°C	-
Storage temperature	$T_{ m stg}$	- 50	150	°C	-

### Note: ESD protection according to MIL Std. 883: ± 2 kV. Maximum ratings are absolute ratings; exceeding any one of these values may cause irreversible damage to the integrated circuit.

#### **Operating Range**

Parameter	Symbol	Limit	Values	Unit	Notes
		min.	max.		
Input voltage	VI	6.0	45	V	-
Junction temperature	Tj	- 40	125	°C	_

### **Thermal Resistance**

Junction ambient	$R_{ m thj-a}$	_	80	K/W	1)
Junction pin	$R_{ m thj\text{-}pin}$	_	30	K/W	Measured to pin 4

<sup>1)</sup> Package mounted on PCB 80  $\times$  80  $\times$  1.5 mm<sup>3</sup>; 35µCu ; 5µSn; Heat Sink Area 6 cm<sup>2</sup>; zero airflow.

Note: In the operating range the functions given in the circuit description are fulfilled.



## **Electrical Characteristics**

 $V_{\rm I}$  = 13.5 V; – 40 °C  $\leq$   $T_{\rm j}$   $\leq$  125 °C (unless otherwise specified)

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
Output voltage	V <sub>Q</sub>	4.90	5.00	5.10	V	$\begin{array}{ll} 1 \mathrm{mA} & \leq I_{\mathrm{Q}} \leq 150 \mathrm{~mA}; \\ 6 \mathrm{~V} \leq V_{\mathrm{I}} \leq 28 \mathrm{~V} \end{array}$
Output voltage	V <sub>Q</sub>	4.8	5.0	5.2	V	1 mA $\leq$ $I_{Q} \leq$ 50 mA; 28 V $\leq$ $V_{I} \leq$ 45 V
Output current limiting	IQ	200	400	_	mA	$V_{\rm Q} = 4.8 \ {\rm V}$
$\overline{\text{Current consumption}} \\ I_{q} = I_{I} - I_{Q}$	I <sub>q,o</sub>	-	180	200	μA	$T_{\rm j}$ = 25 °C; $I_{\rm Q}$ = 0 mA
Current consumption $I_q = I_I - I_Q$	I <sub>q,o</sub>	-	210	230	μA	$I_{Q} = 0 \text{ mA};$ $T_{j} = 85 ^{\circ}\text{C}$
Current consumption $I_q = I_I - I_Q$	<i>I</i> <sub>q,150</sub>	-	5	12	mA	<i>I</i> <sub>Q</sub> = 150 mA
Drop voltage; $V_{\rm DR} = V_{\rm I} - V_{\rm Q}$	$V_{ m dr}$	-	0.25	0.5	V	$I_{\rm Q} = 150 \ {\rm mA^{1)}}$
Load regulation	$\Delta V_{Q.lo}$	- 30	- 5	_	mV	$I_{\rm Q} = 5$ to 150 mA; $V_{\rm I} = 6$ V
Line regulation	$\Delta V_{ m Q,li}$	_	5	20	mV	$V_{\rm I}$ = 6 to 28 V $I_{\rm Q}$ = 5 mA

## **Reset Generator**

Reset threshold	$V_{ m Q,rt}$	4.5	4.65	4.8	V	RADJ connected to GND
Reset headroom	$\Delta V_{\text{Q,rt}} = (V_{\text{Q,nom}} - V_{\text{Q,rt}})$	180	350	_	mV	$I_{\rm Q}$ = 10 mA
Reset adjust threshold	$V_{ m RADJ,th}$	1.28	1.35	1.45	V	$V_{ m Q} \ge 3.5 ~ m V$
Reset low voltage	$V_{ m RO,I}$	_	0.20	0.40	V	$R_{ m ext}$ = 10 k $\Omega$ to $V_{ m Q}$ $V_{ m Q}$ $\geq$ 1 V
Reset high voltage	$V_{\rm RO,h}$	4.5	_	-	V	-
Reset pull-up	R <sub>RO</sub>	20	30	46	kΩ	Internal connected to $V_{\rm Q}$
Charging current	$I_{D,c}$	2	5	8	μA	$V_{\rm D} = 1.0  {\rm V}$



## Electrical Characteristics (cont'd)

 $V_{\rm I}$  = 13.5 V; – 40 °C  $\leq$   $T_{\rm j}$   $\leq$  125 °C (unless otherwise specified)

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
Upper timing threshold	$V_{\rm DU}$	1.5	1.9	2.3	V	_
Lower reset timing threshold	$V_{DRL}$	0.2	0.3	0.4	V	_
Delay time	t <sub>rd</sub>	12	20	28	ms	C <sub>D</sub> = 47 nF
Reset reaction time	t <sub>rr</sub>	0.4	1.0	2.0	μ <b>S</b>	C <sub>D</sub> = 47 nF

#### Watchdog

ating threshold $V_{\rm W}$	V <sub>WADJ,th</sub> 1.28	1.35	1.45	V	Voltage at WADJ
ent ratio $I_{\rm Q}$	<sub>Q</sub> / <i>I</i> <sub>WADJ</sub> 650	720	800	-	$I_{\rm Q} \le 10 \ { m mA}$
rate dV	$V_{\rm WI}/{\rm d}t$ 5	-	-	V/μs	From 20% up to 80% $V_{\rm Q}$
hdog low voltage $V_{\rm M}$	wol –	0.2	0.4	V	$R_{\rm ext}$ > 10 k $\Omega$ to $V_{\rm Q}$
hdog high voltage $V_{v}$	и <sub>woн</sub> 4.5	-	-	V	-
hdog pull-up $R_{\rm W}$	2 <sub>wo</sub> 20	30	46	kΩ	Internally connected to $V_{\rm Q}$
ge current $I_{D,}$	<sub>D,wc</sub> 2	5	8	μA	$V_{\rm D} = 1.0  {\rm V}$
narge current	D,wd 0.6	1.3	2.0	μA	$V_{\rm D} = 1.0 \ {\rm V}$
Fr timing threshold $V_{D}$	/ <sub>DU</sub> 1.5	1.9	2.3	V	-
$\sim$ r watchdog timing $V_{\rm D}$	7 <sub>DWL</sub> 0.5	0.7	0.9	V	_
hdog output pulse $T_{W}$	WD,p 42	60	80	ms	C <sub>d</sub> = 47 nF
hdog output low $t_{WE}$	VD,I 7	13	19	ms	$V_{\rm Q}$ > $V_{\rm RT}$
hdog trigger time $T_{\rm W}$	WI,tr 35	47	61	ms	<i>C</i> <sub>d</sub> = 47 nF
ge current $I_{D,V}$ narge current $I_{D,V}$ ar timing threshold $V_D$ ar timing threshold $V_D$ ar watchdog timing $V_D$ ahold $T_W$ ahold $T_W$ ahold $T_W$ aholg output pulse $T_W$ aholg output low $t_W$ aholg trigger time $T_W$	2       0,wc     2       0,wd     0.6       Y_DU     1.5       Y_DWL     0.5       Y_WD,p     42       WD,I     7       Y_WI,tr     35	5 1.3 1.9 0.7 60 13 47	8 2.0 2.3 0.9 80 19 61	μA μA V V ms ms	$V_{\rm Q}$ $V_{\rm D} = 1.0 \text{ V}$ $V_{\rm D} = 1.0 \text{ V}$ - - $C_{\rm d} = 47 \text{ nF}$ $V_{\rm Q} > V_{\rm RT}$ $C_{\rm d} = 47 \text{ nF}$

<sup>1)</sup> Measured when the output voltage  $V_{\rm Q}$  has dropped 100 mV from the nominal value.



# **Test Circiut**



 $V_{\rm DR} = V_{\rm I} - V_{\rm O}$  Outside the control range

Figure 3



## **Application Information**

#### Input, Output

The input capacitors  $C_{I1}$  and  $C_{I2}$  are necessary for compensating line influences. Using a resistor of approx. 1  $\Omega$  in series with  $C_{I1}$ , the LC circuit of input inductance and input capacitance can be damped. To stabilize the regulation circuit the output capacitor  $C_{Q}$  is necessary. Stability is guaranteed at values  $C_{Q} \ge 10 \ \mu\text{F}$  with an ESR  $\le 5 \ \Omega$  within the operating temperature range.



**Application Circuit** 

Figure 4



#### **Reset Timing**

The power-on reset delay time is defined by the charging time of an external capacitor  $C_{\rm D}$  which can be calculated as follows:

$$C_{\rm D}$$
 = ( $\Delta t_{\rm rd} \times I_{\rm D,c}$ )/ $\Delta V$ 

Definitions:

 $C_{\rm D}$  = delay capacitor  $\Delta t_{\rm rd}$  = delay time  $I_{\rm D,c}$  = charge current, typical 5 µA  $\Delta V = V_{\rm DU}$ , typical 1.9 V  $V_{\rm DU}$  = upper delay switching threshold at  $C_{\rm D}$  for reset delay time

The reset reaction time  $t_{rr}$  is the time it takes the voltage regulator to set the reset out LOW after the output voltage has dropped below the reset threshold. It is typically 1  $\mu$ s for delay capacitor of 47 nF. For other values for  $C_D$  the reaction time can be estimated using the following equation:

$$t_{
m rr} \approx$$
 20 s/F  $imes$   $C_{
m D}$ 







## **Reset Switching Threshold**

The present default value is 4.65 V. When using the ILE 4278 the reset threshold can be set to 3.5 V <  $V_{Q,rt}$  < 4.6 V by connecting an external voltage divider to pin RADJ. The calculation can be easily done since the reset adjust input current can be neglected. If this feature is not needed, the pin has to be connected to GND.

$$V_{\rm Q,rt} = V_{\rm ref}(1 + R_1/R_2)$$

Definitions:

 $V_{Q,rt}$  = Reset threshold

 $V_{\rm ref}$  = comparator reference voltage, typical 1.35 V (Reset adjust input current  $\approx$  50 nA)



Figure 6

The reset output pin is internally connected to the 5 V output Q via a 30 k $\Omega$  pull-up resistor. Down to an output voltage  $V_Q$  of typical 1 V the reset LOW signal at pin RO is generated.

For the timing of the reset feature please refer to the data sheet, **Figure 5**.



## Watchdog Activating

The calculation of the external resistor which adjusts the watchdog switch off threshold can be done by the following equation.

 $R_{\rm WADJ} = V_{\rm WADJ,th} \times (I_{\rm Q}/I_{\rm WADJ})/I_{\rm Q,act}$ 

Definitions:

 $V_{\text{WADJ,th}}$  = switch off threshold, typical 1.35 V  $I_{\text{Q}}/I_{\text{WADJ}}$  = current ratio, typical 720  $I_{\text{Q,act}}$  = switch off load current



Figure 7



## Watchdog Timing

The frequency of the watchdog pulses has to be higher than the minimum pulse sequence which is set by the external reset delay capacitor  $C_{D}$ . Calculation can be done according to the formulas given in **Figure 8**.

The watchdog output is internally connected to the output Q via a 30 k $\Omega$  pull-up resistor. To generate a watchdog created reset signal for the microcontroller the pin WO can be connected to the reset input of the microcontroller. It is also allowed to parallel the watchdog out to the reset out.



**Timing of the Watchdog Function** 

Figure 8



# Hints for Unused Pins

Symbol	Function	Connect to
RO	Reset output	open
D	Reset delay	open or to output Q
RADJ	Reset switching threshold adjust	GND
WI	Watchdog input	GND
WO	Watchdog output	open
WADJ	Watchdog adjust	<ol> <li>to output Q via a 270 kΩ resistor: Watchdog always active</li> <li>to GND: Watchdog disabled</li> </ol>



### Drop Voltage $V_{\rm dr}$ versus Output Current $I_{\rm Q}$



Current Consumption  $I_q$  versus Input Voltage  $V_I$ 



**K**semicon

Current Consumption  $I_q$ versus Output Current  $I_q$ 



Output Voltage  $V_{\rm Q}$  versus Input Voltage  $V_{\rm I}$ 



Charge Current  $I_{\rm D,wc}$  and Discharge Current  $I_{\rm D,wd}$  versus Temperature  $T_{\rm j}$ 



Output Voltage  $V_{q}$  versus Temperature  $T_{j}$ 



**Semicon** 

Switching Voltage  $V_{DU, V_{DWL}}$ and  $V_{DRL}$  versus Temperature  $T_i$ 



Output Current Limit  $I_{Q}$  versus Input Voltage  $V_{I}$ 



# Package Outlines





