



**Vishay Siliconix** 



### **Power MOSFET**

PRODUCT SUMMARY				
V <sub>DS</sub> (V)	100			
R <sub>DS(on)</sub> (Ω)	$V_{GS} = 5.0 V$	0.54		
Q <sub>g</sub> (Max.) (nC)	6.1			
Q <sub>gs</sub> (nC)	2.6			
Q <sub>gd</sub> (nC)	3.3			
Configuration	Single			





#### N-Channel MOSFET

### FEATURES

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- For Automatic Insertion
- End Stackable
- · Logic-Level Gate Drive
- $R_{DS(on)}$  Specified at  $V_{GS} = 4$  V and 5 V
- 175 °C Operating Temperature
- Lead (Pb)-free Available

### DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The 4 pin DIP package is a low cost machine-insertable case style which can be stacked in multiple combinations on standard 0.1" pin centers. The dual drain serves as a thermal link to the mounting surface for power dissipation levels up to 1 W.

ORDERING INFORMATION	
Package	HEXDIP
Lead (Pb)-free	IRLD110PbF
Lead (Fb)-liee	SiHLD110-E3
SnPb	IRLD110
	SiHLD110

PARAMETER	SYMBOL	LIMIT	UNIT		
Drain-Source Voltage		V <sub>DS</sub>	100	- V	
Gate-Source Voltage		V <sub>GS</sub>	± 10		
Continuous Drain Current	$V_{GS} \text{ at } 5.0 \text{ V} \qquad \frac{T_C = 25 \text{ °C}}{T_C = 100 \text{ °C}}$	1-	1.0		
	$T_{\rm C} = 100 ^{\circ}{\rm C}$	I <sub>D</sub>	0.70	A	
Pulsed Drain Current <sup>a</sup>	I <sub>DM</sub>	8.0	1		
Linear Derating Factor		0.0083	W/°C		
Single Pulse Avalanche Energy <sup>b</sup>		E <sub>AS</sub>	490	mJ	
Avalanche current <sup>a</sup>		I <sub>AR</sub>	1.0	А	
Repetitive Avalanche Energy <sup>a</sup>		E <sub>AR</sub>	0.13	mJ	
Maximum Power Dissipation	T <sub>C</sub> = 25 °C	PD	1.3	W	
Peak Diode Recovery dV/dt <sup>c</sup>		dV/dt	5.5	V/ns	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 175	•••	
Soldering Recommendations (Peak Temperature)	for 10 s	_	300 <sup>d</sup>	°C	

#### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b.  $V_{DD}$  = 25 V, starting T<sub>J</sub> = 25 °C, L = 183 mH, R<sub>G</sub> = 25  $\Omega$ , I<sub>AS</sub> = 2.0 A (see fig. 12).

c.  $I_{SD} \leq 5.6$  A,  $dI/dt \leq 75$  A/µs,  $V_{DD} \leq V_{DS}, \, T_J \leq 175 \ ^{\circ}C.$ 

d. 1.6 mm from case.

\* Pb containing terminations are not RoHS compliant, exemptions may apply

# Vishay Siliconix



PARAMETER	SYMBOL	TYP		MAX.			UNIT		
Maximum Junction-to-Ambient	R <sub>thJA</sub>	- 120			°C/W				
<b>SPECIFICATIONS</b> $T_J = 25 \text{ °C}, U$	unless other	wise noted			1	1	1	•	
PARAMETER	SYMBOL	TES	T CONDITI	ONS	MIN.	TYP.	MAX.	UNI	
Static									
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> =	= 0 V, I <sub>D</sub> = 2	50 µA	100	-	-	V	
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference	e to 25 °C,	I <sub>D</sub> = 1 mA	-	0.12	-	V/°0	
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =	= V <sub>GS</sub> , I <sub>D</sub> = 2	50 μA	1.0	-	2.0	V	
Gate-Source Leakage	I <sub>GSS</sub>	,	V <sub>GS</sub> = ± 10 \	V	-	-	± 100	nA	
		$V_{DS} = 100 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$ $V_{DS} = 80 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 150 ^{\circ}\text{C}$		; = 0 V	-	-	25	<u> </u>	
Zero Gate Voltage Drain Current	IDSS			-	-	250	μA		
Drain-Source On-State Resistance	_	V <sub>GS</sub> = 5.0 V	I <sub>D</sub> =	= 0.60 A <sup>b</sup>	-	-	0.54	Ω	
	R <sub>DS(on)</sub>	V <sub>GS</sub> = 4.0 V	I <sub>D</sub> =	= 0.50 A <sup>b</sup>	-	-	0.76		
Forward Transconductance	<b>g</b> <sub>fs</sub>	V <sub>DS</sub> = 50 V, I <sub>D</sub> = 0.60 A <sup>b</sup>		1.3	-	-	S		
Dynamic					•	I	<b></b>		
Input Capacitance	Ciss	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V, f = 1.0 MHz, see fig. 5		-	250	-	pF		
Output Capacitance	C <sub>oss</sub>			-	80	-			
Reverse Transfer Capacitance	C <sub>rss</sub>			-	15	-			
Total Gate Charge	Qg				-	-	6.1		
Gate-Source Charge	Q <sub>gs</sub>	$V_{GS} = 5.0 V$ $I_D = 5.6 A, V_{DS} =$		-	-	2.6	nC		
Gate-Drain Charge	Q <sub>gd</sub>	1	see fig. 6 and 13 <sup>b</sup>	-	-	3.3			
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{DD}$ = 50 V, I <sub>D</sub> = 5.6 A, R <sub>G</sub> = 12 Ω, R <sub>D</sub> = 8.4 Ω, see fig. 10 <sup>b</sup>		-	9.3	-	- ns		
Rise Time	t <sub>r</sub>			-	4.7	-			
Turn-Off Delay Time	t <sub>d(off)</sub>			-	16	-			
Fall Time	t <sub>f</sub>			-	17	-			
Internal Drain Inductance	L <sub>D</sub>	Between lead, 6 mm (0.25") from package and center of die contact		-	4.0	-	nH		
Internal Source Inductance	L <sub>S</sub>			-	6.0	-			
Drain-Source Body Diode Characteristic	S								
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	1.0	A		
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>			-	-	8.0			
Body Diode Voltage	$V_{SD}$	$T_J = 25 \text{ °C}, I_S = 1.0 \text{ A}, V_{GS} = 0 \text{ V}^{b}$		-	-	2.5	V		
Body Diode Reverse Recovery Time	t <sub>rr</sub>	- $T_J = 25 \text{ °C}, I_F = 5.6 \text{ A}, dl/dt = 100 \text{ A}/\mu\text{s}^{b}$		-1 400 A/ h	-	110	130	ns	
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			-	0.50	0.65	μΟ		
Forward Turn-On Time	t <sub>on</sub>	Intrinsic tu	Irn-on time i	s negligible (turn	-on is don	ninated b	loandl		


#### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width  $\leq$  300 µs; duty cycle  $\leq$  2 %.










Fig. 2 - Typical Output Characteristics,  $T_C$  = 175 °C




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig. 12a - Unclamped Inductive Test Circuit





Fig. 12b - Unclamped Inductive Waveforms






Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

**Vishay Siliconix** 





Peak Diode Recovery dV/dt Test Circuit

\*  $V_{GS} = 5 V$  for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91309.



Vishay

### Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.