


Vishay Siliconix

Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	400			
$R_{DS(on)}\left(\Omega\right)$	V _{GS} = 10 V	3.6		
Q _g (Max.) (nC)	12			
Q _{gs} (nC)	1.9			
Q _{gd} (nC)	6.5			
Configuration	Single			



FEATURES

- · Dynamic dV/dt Rating
- · Repetitive Avalanche Rated
- Surface Mount (IRFR310/SiHFR310)
- Straight Lead (IRFU310/SiHFU310)
- · Available in Tape and Reel
- Fast Switching
- · Fully Avalanche Rated
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs form Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The DPAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU/SiHFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 W are possible in typical surface mount applications.

ORDERING INFORMATION							
Package	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)		
Lead (Pb)-free	IRFR310PbF	IRFR310TRLPbFa	IRFR310TRPbFa	IRFR310TRRPbFa	IRFU310PbF		
	SiHFR310-E3	SiHFR310TL-E3a	SiHFR310T-E3a	SiHFR310TR-E3a	SiHFU310-E3		
SnPb	IRFR310	IRFR310TRLa	IRFR310TRa	-	IRFU310		
SIIFD	SiHFR310	SiHFR310TL ^a	SiHFR310Ta	-	SiHFU310		

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS T	_C = 25 °C, u	nless otherw	vise noted			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	400	V	
Gate-Source Voltage			V _{GS}	± 20		
Continuous Drain Current	V _{GS} at 10 V	T _C = 25 °C	- I _D	1.7		
		T _C = 100 °C		1.1	Α	
Pulsed Drain Current ^a			I _{DM}	6.0		
Linear Derating Factor				0.20	W/°C	
Linear Derating Factor (PCB Mount)e				0.020	\ \v\\	
Single Pulse Avalanche Energy ^b			E _{AS}	86	mJ	
Repetitive Avalanche Current ^a			I _{AR}	1.7	А	
Repetitive Avalanche Energy ^a			E _{AR}	2.5	mJ	
Maximum Power Dissipation	T _C = 25 °C T _A = 25 °C		P _D 25 2.5	25	W	
Maximum Power Dissipation (PCB Mount)e				2.5	VV	
Peak Diode Recovery dV/dt ^c			dV/dt	4.0	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)	for 10 s			260 ^d]	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. $V_{DD}=50$ V, starting $T_J=25$ °C, L=52 mH, $R_G=25$ Ω , $I_{AS}=1.7$ A (see fig. 12). c. $I_{SD}\leq 1.7$ A, $dI/dt\leq 40$ A/µs, $V_{DD}\leq V_{DS}$, $T_J\leq 150$ °C.
- d. 1.6 mm from case.
- e. When mounted on 1" square PCB (FR-4 or G-10 material).
- * Pb containing terminations are not RoHS compliant, exemptions may apply

IRFR310, IRFU310, SiHFR310, SiHFU310

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient (PCB Mounted, steady-state) ^a	R _{thJA}	-	50		
Maximum Junction-to-Ambient	R _{thJA}	-	110	°C/W	
Maximum Junction-to-Case	R _{thJC}	-	5.0		

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TES	TEST CONDITIONS		TYP.	MAX.	UNIT
Static		•					
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		400	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference to 25 °C, I _D = 1 mA		-	0.47	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μA	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 20 V	-	-	± 100	nA
Zara Cata Valtaga Drain Current		V _{DS} =	V _{DS} = 400 V, V _{GS} = 0 V		-	25	4
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 320 V	V, V _{GS} = 0 V, T _J = 125 °C	-	-	250	- μΑ
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 1.0 A ^b	-	-	3.6	Ω
Forward Transconductance	9 _{fs}	V _{DS} =	= 50 V, I _D = 1.0 A ^b	0.97	-	-	S
Dynamic							
Input Capacitance	C _{iss}		$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$		170	-	pF
Output Capacitance	C _{oss}				34	-	
Reverse Transfer Capacitance	C _{rss}	f = 1.0 MHz, see fig. 5°		-	6.3	-	
Total Gate Charge	Qg			-	-	12	
Gate-Source Charge	Q _{gs}	$V_{GS} = 10 \text{ V}$ $I_D = 2.0 \text{ A}, V_{DS} = 320 \text{ V},$ see fig. 6 and $13^{b, c}$		-	-	1.9	nC
Gate-Drain Charge	Q_{gd}]	ground to	-	-	6.5	
Turn-On Delay Time	t _{d(on)}	V_{DD} = 200 V, I_{D} = 2.0 A, R_{G} = 24 Ω , R_{D} = 95 Ω , see fig. 10 ^{b, c}		-	7.9	-	ns
Rise Time	t _r			-	9.9	-	
Turn-Off Delay Time	$t_{d(off)}$			-	21	-	
Fall Time	t _f			-	11	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	
Internal Source Inductance	L _S			-	7.5	-	- nH
Drain-Source Body Diode Characteristic	s					<u>'</u>	,
Continuous Source-Drain Diode Current	I _S	MOSFET sym	MOSFET symbol showing the		-	1.7	Α
Pulsed Diode Forward Current ^a	I _{SM}	integral reverse p - n junction diode		-	-	6.0	
Body Diode Voltage	V_{SD}	T _J = 25 °C, I _S = 1.7 A, V _{GS} = 0 V ^b		-	-	1.6	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 2.0 A, dI/dt = 100 A/μs ^b		_	240	540	ns
Body Diode Reverse Recovery Charge	Q _{rr}				0.85	1.6	μC
Forward Turn-On Time	t _{on}	Intrinsic tu	ırn-on time is negligible (turn	on is don	ninated by	L _S and I	_D)

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. Pulse width \leq 300 μ s; duty cycle \leq 2 %.



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 - Typical Output Characteristics, $T_C = 150$ °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

IRFR310, IRFU310, SiHFR310, SiHFU310

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit





Fig. 12b - Unclamped Inductive Waveforms

Vishay Siliconix





 $Starting \ T_J, \ Junction \ Temperature (^\circ C)$ Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit

Vishay Siliconix

Peak Diode Recovery dV/dt Test Circuit





* V_{GS} = 5 V for logic level and 3 V drive devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91272.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com