# RENESAS

# HD74LS95B 4-bit Parallel Access Shift Register

REJ03D0424-0400 Rev.4.00 May 10, 2006

The 4-bit register features parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The register has three mode operation:

- Parallel (broadside) load
- Shift right (the direction Q<sub>A</sub> toward Q<sub>D</sub>)
- Shift left (the direction Q<sub>D</sub> toward Q<sub>A</sub>)


Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock-2 input. During loading, the entry of serial data is inhibited. Shift right is accomplished on the high-to-low transition of clock-1 when the mode control is low; shift left is accomplished on the high-to-low transition of clock-2 when the mode control is high by connecting the output of each flip-flop to the parallel input of the previous flip-flop (Q<sub>D</sub> to input C, etc.) and serial data is entered at input D. The clock input may be applied commonly to clock-1 and clock-2 if both modes can be clocked from the same source. Changes at the mode control inputs are low; however, conditions described in the last three lines of the function table will also ensure that register contents are protected.

# Features

• Ordering Information

Part Name	Package Type	Package Code (Previous Code)	Package Abbreviation	Taping Abbreviation (Quantity)
HD74LS95BFPEL	SOP-14 pin (JEITA)	PRSP0014DF-B (FP-14DAV)	FP	EL (2,000 pcs/reel)

# **Pin Arrangement**






## **Function Table**

			Inpu	ıts					Out	outs	
Mode	Clo	cks	Serial	Parallel		Q <sub>A</sub>	0	0	•		
control	2(L)	1(R)	Serial	Α	В	С	D	QA	<b>Q</b> B	Q <sub>C</sub>	QD
Н	Н	Х	Х	Х	Х	Х	Х	Q <sub>AO</sub>	$Q_{BO}$	Q <sub>CO</sub>	Q <sub>DO</sub>
Н	$\downarrow$	Х	Х	а	b	С	d	а	b	С	d
Н	$\downarrow$	Х	Х	Q <sub>B</sub> *	Q <sub>C</sub> *	Q <sub>D</sub> *	d	Q <sub>Bn</sub>	Q <sub>Cn</sub>	$Q_Dn$	d
L	L	Н	Х	Х	Х	Х	Х	Q <sub>AO</sub>	Q <sub>BO</sub>	Q <sub>CO</sub>	Q <sub>DO</sub>
L	Х	$\downarrow$	Н	Х	Х	Х	Х	Н	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
L	Х	$\downarrow$	L	Х	Х	Х	Х	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
$\uparrow$	L	L	Х	Х	Х	Х	Х	Q <sub>AO</sub>	Q <sub>BO</sub>	Q <sub>CO</sub>	Q <sub>DO</sub>
$\downarrow$	L	L	Х	Х	Х	Х	Х	Q <sub>AO</sub>	Q <sub>BO</sub>	Q <sub>CO</sub>	Q <sub>DO</sub>
$\downarrow$	L	Н	Х	Х	Х	Х	Х	Q <sub>AO</sub>	Q <sub>BO</sub>	Q <sub>CO</sub>	Q <sub>DO</sub>
$\uparrow$	Н	L	Х	Х	Х	Х	Х	Q <sub>AO</sub>	Q <sub>BO</sub>	Q <sub>CO</sub>	Q <sub>DO</sub>
$\uparrow$	Н	Н	Х	Х	Х	Х	Х	Q <sub>AO</sub>	Q <sub>BO</sub>	Q <sub>CO</sub>	Q <sub>DO</sub>

Notes: 1. H; high level, L; low level, X; irrelevant

- 2.  $\uparrow$ ; transition from low to high level
- 3.  $\downarrow$ ; transition from high to low level
- 4. a to d; the level of steady-state input at inputs A, B, C, or D, respectively.
- 5. Q<sub>AO</sub> to Q<sub>DO</sub>; the level of Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, or Q<sub>D</sub>, respectively, before the indicated steady-state input conditions were established.
- 6.  $Q_{An}$  to  $Q_{Dn}$ ; the level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ , or  $Q_D$ , respectively, before the most-recent (1) transition of the clock.
- 7. \*; Shifting left require external connection of Q<sub>B</sub> to A, Q<sub>C</sub> to B, and Q<sub>D</sub> to C. Serial data is entered at input D.



# **Block Diagram**



## **Absolute Maximum Ratings**

ltem	Symbol	Ratings	Unit
Supply voltage	V <sub>CC</sub>	7	V
Input voltage	V <sub>IN</sub>	7	V
Power dissipation	PT	400	mW
Storage temperature	Tstg	-65 to +150	°C

Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.

# **Recommended Operating Conditions**

Item	Symbol	Min	Тур	Max	Unit			
Supply voltage	V <sub>CC</sub>	4.75	5.00	5.25	V			
Output current	I <sub>OH</sub>	—	—	-400	μA			
	I <sub>OL</sub>	—	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	mA				
Operating temperature	Topr	-20	25	75	°C			
Clock frequency	f <sub>clock</sub>	0	—	25	MHz			
Clock pulse width	t <sub>w (СК)</sub>	20	-	—	ns			
Setup time	t <sub>su</sub>	20		—	ns			
Hold time	t <sub>h</sub>	10		_	ns			
Enable time 1	t <sub>enable 1</sub>	20	—		ns			
Enable time 2	t <sub>enable 2</sub>	20		<b>-</b>	ns			
Inhibit time 1	t <sub>inhibit 1</sub>	20		—	ns			
Inhibit time 2	t <sub>inhibit 2</sub>	20		—	ns			
Electrical Characteristics (Ta = -20 to +75 °C)								

# **Electrical Characteristics**

Item	Symbol	min.	typ.*	max.	Unit	Condition
Input voltage	V <sub>IH</sub>	2.0			V	
input voltage	V <sub>IL</sub>		-	0.8	V	
	V <sub>OH</sub>	2.7	_0		V	$V_{CC} = 4.75 \text{ V}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V},$
Output voltage	VOH	2.1			v	I <sub>OH</sub> = -400 μA
	V <sub>OL</sub>	<b>—</b>		0.4	v	$I_{OL} = 4 \text{ mA} \qquad V_{CC} = 4.75 \text{ V},  V_{IH} = 2 \text{ V},$
				0.5	v	$I_{OL} = 8 \text{ mA}$ $V_{IL} = 0.8 \text{ V}$
	Η		—	20	μA	$V_{CC} = 5.25 \text{ V}, \text{ V}_{I} = 2.7 \text{ V}$
Input current		<b>P</b>	—	-0.4	mA	$V_{CC} = 5.25 \text{ V}, \text{ V}_{I} = 0.4 \text{ V}$
	lı 🗮	I	—	0.1	mA	$V_{CC} = 5.25 \text{ V}, \text{ V}_{I} = 7 \text{ V}$
Short-circuit output	lee	-20		-100	mA	V <sub>CC</sub> = 5.25 V
current	I <sub>OS</sub>	-20		-100		V <sub>CC</sub> = 5.25 V
Supply current**	I <sub>CC</sub>	_	13	21	mA	V <sub>CC</sub> = 5.25 V
Input clamp voltage	VIK	_	_	-1.5	V	$V_{CC} = 4.75 \text{ V}, I_{IN} = -18 \text{ mA}$

Notes: \*  $V_{CC} = 5 V$ , Ta = 25°C

\*\* I<sub>CC</sub> is measured with all outputs and serial input open; A, B, C, and D inputs grounded; mode control at 4.5 V; and momentary 3 V, then ground, applied both clock inputs.


# **Switching Characteristics**

$(V_{CC} =$	5	V,	Ta	=	25°	C)

ltem	Symbol	min.	typ.	max.	Unit	Condition
Maximum clock frequency	f <sub>max</sub>	25	36	_	MHz	
Propagation delay time	t <sub>PLH</sub>	—	18	27	ns	$C_L$ = 15 pF, $R_L$ = 2 k $\Omega$
	t <sub>PHL</sub>	_	21	32	ns	



## **Clock Enable / Inhibit Times**






### HD74LS95B

### **Testing Table**

	From		Inputs									Outputs					
ltem	input to output	CK-1	CK-2	Mode control	Serial Inputs	Α	В	С	D	$\mathbf{Q}_{A}$	$Q_{B}$	Qc	$\mathbf{Q}_{D}$				
f <sub>max</sub>	$CK-1 \rightarrow Q$	IN	4.5 V	0 V	IN	4.5 V	4.5 V	4.5 V	4.5 V	OUT	OUT	OUT	OUT				
Imax	$CK-2 \rightarrow Q$	4.5 V	IN	4.5 V	4.5 V	IN	IN	IN	IN	OUT	OUT	OUT	OUT				
t <sub>PLH</sub>	$CK-1 \rightarrow Q$	IN	4.5 V	0 V	IN	4.5 V	4.5 V	4.5 V	4.5 V	OUT	OUT	OUT	OUT				
t <sub>PHL</sub>	$CK-2 \rightarrow Q$	4.5 V	IN	4.5 V	4.5 V	IN	IN	IN	IN	OUT	OUT	OUT	OUT				


### Waveform



200



# **Package Dimensions**





# Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials
  1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
  2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
  3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
  The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to

- Nonne page (http://www.renessas.com).
  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or ther loss resulting from the information contained herein.
  5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

http://www.renesas.com

# Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510