4553 Group SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

DESCRIPTION

The 4553 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with two 8-bit timers (each timer has one or two reload registers), a 16-bit timer for clock count, interrupts, and oscillation circuit switch function.

The various microcomputers in the 4553 Group include variations of the built-in memory size as shown in the table below.

FEATURES

Minimum instruction execution time
Mask ROM version
(at 6 MHz oscillation frequency, in high-speed through-mode)
One Time PROM version 0.68 μ s
(at 4.4 MHz oscillation frequency, in high-speed through-mode)
● Supply voltage
Mask ROM version 1.8 to 5.5 V
One Time PROM version 1.8 to 3.6 V
(It depends on operation source clock, oscillation frequency and op-
eration mode)

Timers

Timer 1 8-bit timer with a reload register
Timer 2 8-bit timer with two reload registers
Timer 3 16-bit timer (fixed dividing frequency)
Interrupt
•Key-on wakeup function pins
LCD control circuit
Segment output
Common output 4
 Voltage drop detection circuit (only H version)
Reset occurrence Typ. 1.8 V (Ta = 25 °C)
Reset release
Watchdog timer
Clock generating circuit
Built-in clock
(on-chip oscillator)
Main clock
(ceramic resonator/RC oscillation)
Sub-clock
(quartz-crystal oscillation)
●LED drive directly enabled (port D)

APPLICATION


Remote control transmitter

	Part number	ROM (PROM) size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
	M34553M4-XXXFP	4096 words	288 words	PLQP0048KB-A	Mask ROM
dno	M34553M8-XXXFP	8192 words	288 words	PLQP0048KB-A	Mask ROM
5 U	M34553G8FP (Note)	8192 words	288 words	PLQP0048KB-A	One Time PROM
553	M34553M4H-XXXFP	4096 words	288 words	PLQP0048KB-A	Mask ROM
45	M34553M8H-XXXFP	8192 words	288 words	PLQP0048KB-A	Mask ROM
	M34553G8HFP (Note)	8192 words	288 words	PLQP0048KB-A	One Time PROM


Note: Shipped in blank.



PIN CONFIGURATION



Pin configuration (top view) (4553 Group)



Block diagram (4553 Group)

PERFORMANCE OVERVIEW

Parameter		neter	Function					
Number of basic	M345	53M4/M8/G8	123					
instructions	M345	53M4H/M8H/G8H	124					
Minimum	Maak	DOM	0.5 μ s (at 6 MHz oscillation frequency, in through mode)					
instruction	Mask ROM version							
execution time	One Time PROM version		0.68 μ s (at 4.4 MHz oscillation frequency, in through mode)					
Memory sizes	ROM	M34553M4	4096 words X 10 bits					
		M34553M4H						
		M34553M8/G8	8192 words X 10 bits					
		M34553M8H/G8H						
	RAM	M34553M4/M8/G8	288 words X 4 bits (including LCD display RAM 29 words X 4 bits)					
		M34553M4H/M8H/G8H	1					
Input/Output ports	Do-D	5 I/O	Six independent I/O ports. Input is examined by skip decision. The output structure can be switched by software. Port D5 is also used as INT pin.					
	D6, D	7 Output	Two independent output ports. Ports D6 and D7 are also used as XCIN and XCOUT, respectively.					
	P00-F	2 ₀₃ I/O	4-bit I/O port; A pull-up function, a key-on wakeup function and output structure can be switched by software. Ports P00–P03 are also used as SEG21–SEG24, respectively.					
	P10-F	P ₁₃ I/O	4-bit I/O port; A pull-up function, a key-on wakeup function and output structure can be switched by software. Ports P10–P13 are also used as SEG25–SEG28, respectively.					
	P20-F	P ₂₃ I/O	4-bit I/O port; The output structure can be switched by software. Ports P20–P23 are also used as SEG17–SEG20, respectively.					
	C Output		1-bit output; Port C is also used as CNTR pin.					
Timers	Timer	1	8-bit programmable timer with a reload register and has an event counter.					
	Timer	2	8-bit programmable timer with two reload registers and PWM output function.					
	Timer	3	16-bit timer, fixed dividing frequency (timer for clock count)					
	Timer	r LC 4-bit timer with a reload register (for LCD clock)						
	Watch	ndog timer	16-bit timer (fixed dividing frequency) (for watchdog)					
LCD control	Selec	tive bias value	1/2, 1/3 bias					
circuit	Selec	tive duty value	2, 3, 4 duty					
	Comn	non output	4					
	Segm	ent output	29					
		al resistor for supply	2r X 3, 2r X 2, r X 3, r X 2 (r = 80 kΩ, (Ta = 25 °C, Typical value))					
Interrupt	Sourc	es	4 (one for external, three for timer)					
	Nestir	ng	1 level					
Subroutine nes	sting		8 levels					
Device structu	Device structure		CMOS silicon gate					
Package			48-pin plastic molded LQFP (PLQP0048KB-A)					
Operating temperature range		ire range	-20 °C to 85 °C					
Supply	Mask ROM version		1.8 to 5.5 V (It depends on operation source clock, oscillation frequency and operation mode)					
•	One Time PROM version		1.8 to 3.6V (It depends on operation source clock, oscillation frequency and operation mode)					
		e mode (ROM version)	2.2 mA (at room temperature, VDD = 5 V, $f(XIN) = 6$ MHz, $f(XCIN) = stop$, $f(RING) = stop$, $f(STCK) = f(XIN)/1$)					
(Typ value)	At clo (Mask	ck operating mode ROM version)	6 μ A (at room temperature, VDD = 5 V, f(XCIN) = 32 kHz)					
-	At RA	M back-up ROM version)	0.1 μ A (at room temperature, VDD = 5 V, output transistor is cut-off state)					

PIN DESCRIPTION

Pin	Name	Input/Output	Function
Vdd	Power supply	—	Connected to a plus power supply.
Vss	Ground	_	Connected to a 0 V power supply.
CNVss	CNVss	—	Connect CNVss to Vss and apply "L" (0V) to CNVss certainly.
RESET	Reset input/output	I/O	An N-channel open-drain I/O pin for a system reset. When the SRST instruction, watchdog timer, the built-in power-on reset or the voltage drop detection circuit causes the system to be reset, the RESET pin outputs "L" level.
Xin	Main clock input	Input	I/O pins of the main clock generating circuit. When using a ceramic resonator, connect it between pins XIN and XOUT. A feedback resistor is built-in between them.
Xout	Main clock output	Output	When using the RC oscillation, connect a resistor and a capacitor to XIN, and leave XOUT pin open.
XCIN	Sub-clock input	Input	I/O pins of the sub-clock generating circuit. Connect a 32.768 kHz quartz-crystal oscilla- tor between pins XCIN and XCOUT. A feedback resistor is built-in between them. XCIN and
Хсоит	Sub-clock output	Output	XCOUT pins are also used as ports D6 and D7, respectively.
D0D5	I/O port D Input is examined by skip decision.	I/O	Each pin of port D has an independent 1-bit wide I/O function. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port D5 is also used as INT pin.
D6, D7	Output port D	Output	Each pin of port D has an independent 1-bit wide output function. The output struc- ture is N-channel open-drain. Ports D6 and D7 are also used as XCIN pin and XCOUT pin, respectively.
P00–P03	I/O port P0	I/O	Port P0 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P00–P03 are also used as SEG21–SEG24, respectively.
P10-P13	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P10–P13 are also used as SEG25–SEG28, respectively.
P20-P23	I/O port P2	I/O	Port P2 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Ports P20–P23 are also used as SEG17–SEG20, respectively.
Port C	Output port C	Output	1-bit output port. The output structure is CMOS. Port C is also used as CNTR pin.
COM0– COM3	Common output	Output	LCD common output pins. Pins COM ₀ and COM ₁ are used at 1/2 duty, pins COM ₀ –COM ₂ are used at 1/3 duty and pins COM ₀ –COM ₃ are used at 1/4 duty.
SEG0-SEG28	Segment output	Output	LCD segment output pins. SEG0–SEG2 pins are used as VLC3–VLC1 pins, respec- tively. SEG17–SEG28 pins are used as Ports P20–P23, Ports P00–P03 and Ports P10–P13, respectively.
CNTR	Timer input/output	I/O	CNTR pin has the function to input the clock for the timer 1 event counter and to out- put the PWM signal generated by timer 2.CNTR pin is also used as Port C.
INT	Interrupt input	Input	INT pin accepts external interrupts. They have the key-on wakeup function which can be switched by software. INT pin is also used as Port D5.

MULTIFUNCTION

Pin	Multifunction	Pin	Multifunction	Pin	Multifunction	Pin	Multifunction
XCIN	D6	D6	XCIN	P20	SEG17	SEG17	P20
Хсоит	D7	D7	Хсоит	P21	SEG18	SEG18	P21
P00	SEG21	SEG21	P00	P22	SEG19	SEG19	P22
P01	SEG22	SEG22	P01	P23	SEG20	SEG20	P23
P02	SEG23	SEG23	P02	D5	INT	INT	D5
P03	SEG24	SEG24	P03	С	CNTR	CNTR	С
P10	SEG25	SEG25	P10	SEG0	VLC3	VLC3	SEG0
P11	SEG26	SEG26	P11	SEG1	VLC2	VLC2	SEG1
P12	SEG27	SEG27	P12	SEG2	VLC1	VLC1	SEG2
P13	SEG28	SEG28	P13				

Notes 1: Pins except above have just single function.

Phile except above have just single function.
 The input/output of D5 can be used even when INT is selected. The threshold value is different between port D5 and INT. Accordingly, be careful when the input of both is used.
 The port C "H" output function can be used even when CNTR (output) is selected.



DEFINITION OF CLOCK AND CYCLE

- Operation source clock
 - The operation source clock is the source clock to operate this product. In this product, the following clocks are used.
 - Clock (f(XIN)) by the external ceramic resonator
 - Clock (f(XIN)) by the external RC oscillation
 - Clock (f(XIN)) by the external input
 - Clock (f(RING)) of the on-chip oscillator which is the internal oscillator
 - Clock (f(XCIN)) by the external quartz-crystal resonator

• System clock (STCK)

The system clock is the basic clock for controlling this product. The system clock is selected by the clock control register MR shown as the table below.

Instruction clock (INSTCK)

The instruction clock is the basic clock for controlling CPU. The instruction clock (INSTCK) is a signal derived by dividing the system clock (STCK) by 3. The one instruction clock cycle generates the one machine cycle.

Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

	Registe	er MR		System clock	Operation mode
MRз	MR2	MR1	MR ₀		
1	1	0	0	f(STCK) = f(RING)/8	Internal frequency divided by 8 mode
1	0	0	0	f(STCK) = f(RING)/4	Internal frequency divided by 4 mode
0	1	0	0	f(STCK) = f(RING)/2	Internal frequency divided by 2 mode
0	0	0	0	f(STCK) = f(RING)	Internal frequency through mode
1	1	0	1	f(STCK) = f(XIN)/8	High-speed frequency divided by 8 mode
1	0	0	1	f(STCK) = f(XIN)/4	High-speed frequency divided by 4 mode
0	1	0	1	f(STCK) = f(XIN)/2	High-speed frequency divided by 2 mode
0	0	0	1	f(STCK) = f(XIN)	High-speed through mode
1	1	1	0	f(STCK) = f(XCIN)/8	Low-speed frequency divided by 8 mode
1	0	1	0	f(STCK) = f(XCIN)/4	Low-speed frequency divided by 4 mode
0	1	1	0	f(STCK) = f(XCIN)/2	Low-speed frequency divided by 2 mode
0	0	1	0	f(STCK) = f(XCIN)	Low-speed through mode

Note: The f(RING)/8 is selected after system is released from reset.

PORT FUNCTION

Port	Pin	Input	Output structure	I/O	Control	Control	Remark
	1 111	Output		unit	instructions	registers	Kemark
Port D	D0-D4, D5/INT	I/O	N-channel open-drain/	1	SD, RD	FR1, FR2	Output structure selection
		(6)	CMOS		SZD	l1, K2	function (programmable)
					CLD		
	XCIN/D6, XCOUT/D7	Output	N-channel open-drain]		RG	
		(2)					
Port P0	P00/SEG21-P03/SEG24	I/O	N-channel open-drain/	4	OP0A	FR0, PU0	Built-in pull-up functions, key-on
		(4)	CMOS		IAP0	K0	wakeup functions and output
						C1	structure selection function
							(programmable)
Port P1	P10/SEG25-P13/SEG28	I/O	N-channel open-drain/	4	OP1A	FR0, PU1	Built-in pull-up functions, key-on
		(4)	CMOS		IAP1	K0, K1	wakeup functions and output
						C2	structure selection function
							(programmable)
Port P2	P20/SEG17-P23/SEG20	I/O	N-channel open-drain/	4	OP2A	FR2	Output structure selection func
		(4)	CMOS		IAP2	L3	tion (programmable)
Port C	C/CNTR	Output	CMOS	1	RCP	W1	
		(1)			SCP		



CONNECTIONS OF UNUSED PINS


Pin	Connection	Usage condition
Xin	Connect to Vss.	RC oscillator is not selected
Хоит	Open.	
XCIN/D6	Connect to Vss.	
XCOUT/D7	Open.	
D0–D4 Open		
	Connect to Vss.	N-channel open-drain is selected for the output structure.
D5/INT	Open.	INT pin input is disabled.
	Connect to Vss.	N-channel open-drain is selected for the output structure.
C/CNTR	Open.	CNTR input is not selected for timer 1 count source.
P00/SEG21-	Open.	The key-on wakeup function is invalid.
P03/SEG24	Connect to Vss.	Segment output is not selected.
		N-channel open-drain is selected for the output structure.
		Pull-up transistor is OFF.
		The key-on wakeup function is invalid.
P10/SEG25-	Open.	The key-on wakeup function is invalid.
P13/SEG28	Connect to Vss.	Segment output is not selected.
		N-channel open-drain is selected for the output structure.
		Pull-up transistor is OFF.
		The key-on wakeup function is invalid.
P20/SEG17-	Open.	
P23/SEG20	Connect to Vss.	Segment output is not selected.
		N-channel open-drain is selected for the output structure.
COM0-COM3	Open.	
SEG0/VLC3	Open.	SEGo pin is selected.
SEG1/VLC2	Open.	SEG1 pin is selected.
SEG2/VLC1	Open.	SEG2 pin is selected.
SEG3–SEG16	Open.	

(Note when connecting to VSS and VDD)

• Connect the unused pins to VSS and VDD using the thickest wire at the shortest distance against noise.





PORT BLOCK DIAGRAMS





Port block diagram (1)
















Port block diagram (5)




Port block diagram (6)





Port block diagram (7)



Block diagram of external interrupt



FUNCTION BLOCK OPERATIONS CPU

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4bit data addition, comparison, AND operation, OR operation, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of A0 is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

Register E is undefined after system is released from reset and returned from the power down mode. Accordingly, set the initial value.

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).

Also, when the TABP p instruction is executed at UPTF flag = "1", the high-order 2 bits of ROM reference data is stored to the low-order 2 bits of register D, the high-order 1 bit of register D is "0". When the TABP p instruction is executed at UPTF flag = "0", the contents of register D remains unchanged. The UPTF flag is set to "1" with the SUPT instruction and cleared to "0" with the RUPT instruction. The initial value of UPTF flag is "0".

Register D is undefined after system is released from reset and returned from the power down mode. Accordingly, set the initial value.




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example





Fig. 3 Registers A, B and register E



(5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.

(6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine.

Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.

Program co	ounter (PC)						
Executing BM instruction	e e						
Sł	K o	(SP) = 0					
Sł	K 1	(SP) = 1					
Sł	〈 2	(SP) = 2					
Sł	〈 3	(SP) = 3					
Sł	〈 4	(SP) = 4					
Sł	〈 5	(SP) = 5					
Sł	K 6	(SP) = 6					
Sł	〈 7	(SP) = 7					
Stack pointer (SP) points "7" at reset or returning from power down mode. It points "0" by executing the first BM instruction, and the contents of program counter is stored in SKo. When the BM instruction is executed after eight stack registers are used ((SP) = 7), (SP) = 0 and the contents of SKo is destroyed.							

Fig. 5 Stack registers (SKs) structure




Fig. 6 Example of operation at subroutine call



(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PCH does not specify after the last page of the built-in ROM.

(9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the power down mode. After system is returned from the power down mode, set these registers.




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example

PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34553ED.

Table	1	ROM	size	and	pages
-------	---	-----	------	-----	-------

Part number	ROM (PROM) size (X 10 bits)	Pages
M34553M4	4096 words	32 (0 to 31)
M34553M4H		
M34553M8	8192 words	64 (0 to 63)
M34553M8H		
M34553G8	1	
M34553G8H		

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 7 to 0) of all addresses can be used as data areas with the TABP $\ensuremath{\mathsf{p}}$ instruction.




Fig. 10 ROM map of M34553M8/M8H/G8/G8H




Fig. 11 Page 1 (addresses 008016 to 00FF16) structure



DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM (also, set a value after system returns from power down mode).

RAM includes the area for LCD.

When writing "1" to a bit corresponding to displayed segment, the segment is turned on.

Table 2 shows the RAM size. Figure 12 shows the RAM map.

Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the power down mode. After system is returned from the power down mode, set these registers.

Table 2 RAM size

Part number	RAM size
M34553M4/M4H	288 words X 4 bits (1152 bits)
M34553M8/M8H	
M34553G8/G8H	

RAM 288 words X 4 bits (1152 bits)

\setminus	Register Z		0			1							
\backslash	Register X	0	1	2	3	 12	13	14	15	0	1	2	3
	0												
	1												
	2												
	2 3												
	4												
	5												
Ϋ́	6												
ste	7												
Register Y	8									0	8	16	24
æ	9									1	9	17	25
	10									2	10	18	26
	11									3	11	19	27
	12									4	12	20	28
	13									5	13	21	
	14									6	14	22	
	15									7	15	23	

Note: The numbers in the shaded area indicate the corresponding segment output pin numbers.

Fig. 12 RAM map

INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

• An interrupt activated condition is satisfied (request flag = "1")

- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

(2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

(3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

• an interrupt occurs, or

• the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

10010 0 111	1011 401 3041 003		
Priority level	Interrupt name	Activated condition	Interrupt address
1	External 0 interrupt	Level change of INT pin	Address 0 in page 1
2	Timer 1 interrupt	Timer 1 underflow	Address 4 in page 1
3	Timer 2 interrupt	Timer 2 underflow	Address 6 in page 1
4	Timer 3 interrupt	Timer 3 underflow	Address 8 in page 1

Table 4 Interrupt request flag, interrupt enable bit and skip instruction

511 4011011			
Interrupt name	Request flag	Skip instruction	Enable bit
External 0 interrupt	EXF0	SNZ0	V10
Timer 1 interrupt	T1F	SNZT1	V12
Timer 2 interrupt	T2F	SNZT2	V13
Timer 3 interrupt	T3F	SNZT3	V20

Table 5 Interrupt enable bit function

Interrupt enable bit	Occurrence of interrupt	Skip instruction	
1	Enabled	Invalid	
0	Disabled	Valid	



(4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)
- An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE)
- INTE flag is cleared to "0" so that interrupts are disabled.
- Interrupt request flag
 Only the request flag for the current interrupt source is cleared to "0."
- Data pointer, carry flag, skip flag, registers A and B
- The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

(5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)








Fig. 13 Program example of interrupt processing











(6) Interrupt control registers

Interrupt control register V1

Interrupt enable bits of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.

Table 6 Interrupt control registers

Interrupt control register V2

The timer 3 interrupt enable bit is assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

	Interrupt control register V1		reset : 00002	at power down : 00002	R/W TAV1/TV1A
V13 Timer 2 interrupt enable bit		0	Interrupt disabled ((SNZT2 instruction is valid)	
		1	Interrupt enabled (SNZT2 instruction is invalid)	
V12	V12 Timer 1 interrupt enable bit		Interrupt disabled ((SNZT1 instruction is valid)	
VIZ		1	Interrupt enabled (SNZT1 instruction is invalid)	
V11	Not used	0	This bit has no fun		
V 11	Not used	1	I his bit has no tun	ction, but read/write is enabled.	
V/10	External 0 interrupt anable bit	0	Interrupt disabled ((SNZ0 instruction is valid)	
V10	External 0 interrupt enable bit	1	Interrupt enabled (SNZ0 instruction is invalid)	

Interrupt control register V2		at reset : 00002		at power down : 00002	R/W TAV2/TV2A	
V23 Not used		0	This bit has no fun	ction, but read/write is enabled.		
VZ3						
V22	Not used	0 This bit has no function, but read/write is enabled.		ction but read/write is enabled		
VZ2		1				
10.	Not used	0	This bit has no fun	ction, but read/write is enabled.		
VZ1	V21 Not used			ction, but read/write is enabled.		
1/00	Timer 3 interrupt enable bit	0	Interrupt disabled (SNZT3 instruction is valid)		
V20		1	Interrupt enabled (SNZT3 instruction is invalid)		

Note: "R" represents read enabled, and "W" represents write enabled.



(7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10, V12, V13, V20), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).




Fig. 16 Interrupt sequence



EXTERNAL INTERRUPTS


The 4553 Group has the external 0 interrupt.

An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control register I1.

Table 7 External interrupt activated conditions

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	D5/INT	When the next waveform is input to D5/INT pin	I1 1
		 Falling waveform ("H"→"L") 	l12
		• Rising waveform ("L" \rightarrow "H")	
		 Both rising and falling waveforms 	







(1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to D5/INT pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16). The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

• External 0 interrupt activated condition

External 0 interrupt activated condition is satisfied when a valid waveform is input to D5/INT pin.

The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.

- ① Set the bit 3 of register I1 to "1" for the INT pin to be in the input enabled state.
- ⁽²⁾ Select the valid waveform with the bits 1 and 2 of register I1.
- ③ Clear the EXF0 flag to "0" with the SNZ0 instruction.
- ④ Set the NOP instruction for the case when a skip is performed with the SNZ0 instruction.
- ⑤ Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the D5/INT pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.

R/W at reset : 00002 Interrupt control register I1 at power down : state retained TAI1/TI1A 0 INT pin input disabled I13 INT pin input control bit (Note 2) 1 INT pin input enabled Falling waveform/"L" level ("L" level is recognized with the SNZIO 0 Interrupt valid waveform for INT pin/ instruction) I12 return level selection bit (Note 2) Rising waveform/"H" level ("H" level is recognized with the SNZI0 1 instruction) 0 One-sided edge detected 111 INT pin edge detection circuit control bit 1 Both edges detected INT pin Timer 1 count start synchronous 0 Timer 1 count start synchronous circuit not selected 110 circuit selection bit 1 Timer 1 count start synchronous circuit selected

Table 8 External interrupt control register

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of these bits (I12, I13) are changed, the external interrupt request flag (EXF0) may be set.

ned at theirrupt. Set the contents of this register through register A with the
TI1A instruction. The TAI1 instruction can be used to transfer the
contents of register I1 to register A.

• Interrupt control register I1

(2) External interrupt control registers

Register I1 controls the valid waveform for the external 0 inter-



(3) Notes on External 0 interrupts

① Note [1] on bit 3 of register I1
 When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18⁽¹⁾) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 18⁽²⁾). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 18⁽³⁾).

•		
LA	4	; (XXX02)
TV1A		; The SNZ0 instruction is valid ${f I}$
LA	8	; (1 XXX 2)
TI1A		; Control of INT pin input is changed
NOP		
SNZ0		; The SNZ0 instruction is executed
		(EXF0 flag cleared)
NOP		3
:		
x	these b	pits are not used here.

Fig. 18 External 0 interrupt program example-1

2 Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

• When the key-on wakeup function of INT pin is not used (register K20 = "0"), clear bits 2 and 3 of register I1 before system enters to the power down mode. (refer to Figure 19①).

:	
LA 0	; (00 XX 2)
TI1A	; Input of INT disabled1
DI	
EPOF	
POF2	; power down mode
:	
X : thes	se bits are not used here.

Fig. 19 External 0 interrupt program example-2

3 Note on bit 2 of register I1

When the interrupt valid waveform of the D5/INT pin is changed with the bit 2 of register 11 in software, be careful about the following notes.

Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20⁽¹⁾) and then, change the bit 2 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 20⁽²⁾). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 20⁽³⁾).

:		
LA	4	; (XXX02)
TV1A		; The SNZ0 instruction is valid
LA	12	
TI1A		; Interrupt valid waveform is changed
NOP		
SNZ0		; The SNZ0 instruction is executed
		(EXF0 flag cleared)
NOP		
:		
•		
X :	these I	bits are not used here.

Fig. 20 External 0 interrupt program example-3



TIMERS

The 4553 Group has the following timers.

• Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n + 1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

• Fixed dividing frequency timer

The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.

FF16 n : Counter initial value Count starts Reload Reload n The contents of counter 1st underflow 2nd underflow 0016 Time n+1 count n+1 count "1' Timer interrupt "() request flag An interrupt occurs or a skip instruction is executed.

Fig. 21 Auto-reload function

The 4553 Group timer consists of the following circuits.

- Prescaler : 8-bit programmable timer
- Timer 1 : 8-bit programmable timer
- Timer 2 : 8-bit programmable timer
- Timer 3 : 16-bit fixed dividing frequency timer
- Timer LC : 4-bit programmable timer
- Watchdog timer : 16-bit fixed dividing frequency timer (Timers 1, 2, and 3 have the interrupt function, respectively)


Prescaler and timers 1, 2, 3 and LC can be controlled with the timer control registers PA, W1 to W4. The watchdog timer is a free counter which is not controlled with the control register. Each function is described below.



Table 9 Function related timers

Circuit	Structure	Count source	Frequency dividing ratio	Use of output signal	Control register
Prescaler	8-bit programmable	Instruction clock (INSTCK)	1 to 256	• Timer 1, 2, and 3 count sources	PA
	binary down counter				
Timer 1	8-bit programmable	PWM output (PWMOUT)	1 to 256	CNTR output control	W1
	binary down counter	Prescaler output (ORCLK)		Timer 1 interrupt	
	(link to INT input)	Timer 3 underflow			
		(T3UDF)			
		CNTR input			
Timer 2	8-bit programmable	XIN input	1 to 256	Timer 1 count source	W2
	binary down counter	Prescaler output (ORCLK)		CNTR output	
	(PWM output function)	divided by 2		Timer 2 interrupt	
Timer 3	16-bit fixed dividing	XCIN input	8192	Timer 1 count source	W3
	frequency	• ORCLK	16384	Timer 3 interrupt	
			32768	Timer LC count source	
			65536		
Timer LC	4-bit programmable	Bit 4 of timer 3	1 to 16	LCD clock	W4
	binary down counter	System clock (STCK)			
Watchdog	16-bit fixed dividing	Instruction clock (INSTCK)	65534	System reset (count twice)	
timer	frequency			WDF flag decision	








Fig. 23 Timer structure (2)

Table 10 Timer related registers

Timer control register PA		at reset : 02		at power down : 02	W TPAA
PAo	Prescaler control bit	0	Stop (state retaine	d)	
FAU		1	Operating		

	Timer control register W1		at reset : 00002		at power down : state retained	R/W TAW1/TW1A
W13	W13 Timer 1 count auto-stop circuit selection bit (Note 2))	Timer 1 count auto-stop circuit not selected		
110			I	Timer 1 count auto-stop circuit selected		
W12	Timer 4 control bit	0		Stop (state retained)		
VV 12	Timer 1 control bit		1 Operating			
		W11	W10	Count source		
W11	Timer 1 count source selection bits (Note 3)	0	0	PWM signal (PWMOUT)		
		0	1	Prescaler output (ORCLK)		
W10		1	0	Timer 3 underflow signal (T3UDF)		
			1	CNTR input		

	Timer control register W2		reset : 00002	at power down : 00002	R/W TAW2/TW2A
W23	CNTR pin output control bit	0	CNTR pin output invalid		
1125		1	CNTR pin output valid		
W22	PWM signal interrupt valid waveform/ return level selection bit	0	PWM signal "H" interval expansion function invalid		
VVZZ		1	PWM signal "H" interval expansion function valid		
W21	The set O second set likely	0	Stop (state retained)		
VVZI	Timer 2 control bit	1	Operating		
W20	The second second sector that his	0	XIN input		
VV20	Timer 2 count soruce selection bit	1	Prescaler output (ORCLK)/2 signal output		

Timer control register W3		at reset : 00002		reset : 00002	at power down : state retained	R/W TAW3/TW3A	
W33	Timer 3 count auto-stop circuit selection bit		0 XCIN input				
1100			1	Prescaler output (ORCLK)			
W32	Time and a sector like)	Stop (Initial state)			
VV32	Timer 3 control bit	·	1	Operating			
	Timer 3 count value selection bits	W31	W30	Count value			
W31		0	0	Underflow occurs every 8192 counts			
		0	1	Underflow occurs every 16384 counts			
W30		1	0	Underflow occurs every 32768 counts			
		1	1	Underflow occurs every 65536 counts			

Timer control register W4		at reset : 00002		at power down : state retained	R/W TAW4/TW4A
W43	Timer LC control bit	0	Stop (state retained)		
VV+3		1	Operating		
W42	Timer LC count source selection bit	0	Bit 4 (T34) of timer 3		
VV42		1	System clock (STCK)		
W41	CNTR output auto-control circuit	0	CNTR output auto-control circuit not selected		
VV41	selection bit	1	CNTR output auto-control circuit selected		
W40		0	Falling edge		
	CNTR pin input count edge selection bit	1	Rising edge		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").
 3: Port C output is invalid when CNTR input is selected for the timer 1 count source.



(1) Timer control registers

Timer control register PA

Register PA controls the count operation of prescaler. Set the contents of this register through register A with the TPAA instruction.

Timer control register W1

Register W1 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 1. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

Timer control register W2

Register W2 controls the CNTR output, the expansion of "H" interval of PWM output, and the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

• Timer control register W3

Register W3 controls the count operation and count source of timer 3. Set the contents of this register through register A with the TW5A instruction. The TAW3 instruction can be used to transfer the contents of register W3 to register A.

• Timer control register W4

Register W4 controls the operation and count source of timer LC, the selection of CNTR output auto-control circuit and the count edge of CNTR input. Set the contents of this register through register A with the TW4A instruction. The TAW4 instruction can be used to transfer the contents of register W4 to register A.

(2) Prescaler (interrupt function)

Prescaler is an 8-bit binary down counter with the prescaler reload register RPS. Data can be set simultaneously in prescaler and the reload register RPS with the TPSAB instruction. Data can be read from reload register RPS with the TABPS instruction.

Stop counting and then execute the TPSAB or TABPS instruction to read or set prescaler data.

Prescaler starts counting after the following process;

① set data in prescaler, and

2 set the bit 0 of register PA to "1."

When a value set in reload register RPS is n, prescaler divides the count source signal by n + 1 (n = 0 to 255).

Count source for prescaler is the instruction clock (INSTCK).

Once count is started, when prescaler underflows (the next count pulse is input after the contents of prescaler becomes "0"), new data is loaded from reload register RPS, and count continues (auto-reload function).

The output signal (ORCLK) of prescaler can be used for timer 1, 2, and 3 count sources.

(3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Data can be written to reload register (R1) with the TR1AB instruction. Data can be read from timer 1 with the TAB1 instruction.

Stop counting and then execute the T1AB or TAB1 instruction to read or set timer 1 data.

When executing the TR1AB instruction to set data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

Timer 1 starts counting after the following process;

- 1 set data in timer 1
- 2 set count source by bits 0 and 1 of register W1, and
- 3 set the bit 2 of register W1 to "1."

When a value set in reload register R1 is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

INT pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register I1 to "1."

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 3 of register W1 to "1."



(4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with two timer 2 reload registers (R2L, R2H). Data can be set simultaneously in timer 2 and the reload register R2L with the T2AB instruction. Data can be set in the reload register R2H with the T2HAB instruction. The contents of reload register R2L set with the T2AB instruction can be set to timer 2 again with the T2R2L instruction. Data can be read from timer 2 with the TAB2 instruction.

Stop counting and then execute the T2AB or TAB2 instruction to read or set timer 2 data.

When executing the T2HAB instruction to set data to reload register R2H while timer 2 is operating, avoid a timing when timer 2 underflows.

Timer 2 starts counting after the following process;

① set data in timer 2

2 set count source by bit 0 of register W2, and

③ set the bit 1 of register W2 to "1."

When a value set in reload register R2L is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2L, and count continues (auto-reload function).

When bit 3 of register W2 is set to "1", timer 2 reloads data from reload register R2L and R2H alternately each underflow.

Timer 2 generates the PWM signal (PWMOUT) of the "L" interval set as reload register R2L, and the "H" interval set as reload register R2H. The PWM signal (PWMOUT) is output from CNTR pin.

When bit 2 of register W2 is set to "1" at this time, the interval (PWM signal "H" interval) set to reload register R2H for the counter of timer 2 is extended for a half period of count source.

In this case, when a value set in reload register R2H is n, timer 2 divides the count source signal by n + 1.5 (n = 1 to 255).

When this function is used, set "1" or more to reload register R2H. When bit 1 of register W4 is set to "1", the PWM signal output to CNTR pin is switched to valid/invalid each timer 1 underflow. However, when timer 1 is stopped (bit 2 of register W1 is cleared to "0"), this function is canceled.

Even when bit 1 of a register W2 is cleared to "0" in the "H" interval of PWM signal, timer 2 does not stop until it next timer 2 underflow. When clearing bit 1 of register W2 to "0" to stop timer 2, avoid a timing when timer 2 underflows.

(5) Timer 3 (interrupt function)

Timer 3 is a 16-bit binary down counter.

Timer 3 starts counting after the following process;

0 set count value by bits 0 and 1 of register W3,

 $\ensuremath{\textcircled{@}}$ set count source by bit 3 of register W3, and

3 set the bit 2 of register W3 to "1."

Once count is started, when timer 3 underflows (the set count value is counted), the timer 3 interrupt request flag (T3F) is set to "1," and count continues.

Bit 4 of timer 3 can be used as the timer LC count source for the LCD clock generating.

When bit 2 of register W3 is cleared to "0", timer 3 is initialized to "FFFF16" and count is stopped.

Timer 3 can be used as the counter for clock because it can be operated at clock operating mode (POF instruction execution). When timer 3 underflow occurs at clock operating mode, system returns from the power down state.

When operating timer 3 during clock operating mode, set 1 cycle or more of count source to the following period; from setting bit 2 of register W3 to "1" till executing the POF instruction.

(6) Timer LC

Timer LC is a 4-bit binary down counter with the timer LC reload register (RLC). Data can be set simultaneously in timer LC and the reload register (RLC) with the TLCA instruction. Data cannot be read from timer LC. Stop counting and then execute the TLCA instruction to set timer LC data.

Timer LC starts counting after the following process;

① set data in timer LC,

 $\ensuremath{\textcircled{@}}$ select the count source with the bit 2 of register W4, and

 $\ensuremath{\textcircled{3}}$ set the bit 3 of register W4 to "1."

When a value set in reload register RLC is n, timer LC divides the count source signal by n + 1 (n = 0 to 15).

Once count is started, when timer LC underflows (the next count pulse is input after the contents of timer LC becomes "0"), new data is loaded from reload register RLC, and count continues (auto-reload function).

Timer LC underflow signal divided by 2 can be used for the LCD clock.



(7) Timer input/output pin (C/CNTR pin)

CNTR pin is used to input the timer 1 count source and output the PWM signal generated by timer 2. When the PWM signal is output from C/CNTR pin, set "0" to the output latch of port C.

The selection of CNTR output signal can be controlled by bit 3 of register W2.

When the CNTR input is selected for timer 1 count source, timer 1 counts the waveform of CNTR input selected by bit 0 of register W4. Also, when the CNTR input is selected, the output of port C is invalid (high-impedance state).

(8) Timer interrupt request flags (T1F, T2F, T3F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2, SNZT3).

Use the interrupt control register V1, V2 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction.

(9) Count start synchronization circuit (timer 1)

Timer 1 has the count start synchronous circuit which synchronizes the input of INT pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register I1 to "1" and the control by INT pin input can be performed.

When timer 1 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INT pin.

The valid waveform of INT pin to set the count start synchronous circuit is the same as the external interrupt activated condition.

Once set, the count start synchronous circuit is cleared by clearing the bit 110 to "0" or reset.

However, when the count auto-stop circuit is selected, the count start synchronous circuit is cleared (auto-stop) at the timer 1 underflow.

(10) Count auto-stop circuit (timer 1)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 3 of register W1 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.

(11) Precautions

Note the following for the use of timers.

• Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

- Timer count source Stop timer 1, 2, and LC counting to change its count source.
- Reading the count value

Stop timer 1 or 2 counting and then execute the data read instruction (TAB1, TAB2) to read its data.

- Writing to the timer Stop timer 1, 2 or LC counting and then execute the data write instruction (T1AB, T2AB, TLCA) to write its data.
- Writing to reload register R1, R2H
 When writing data to reload register R1 or reload regiser R2H
 while timer 1 or timer 2 is operating, avoid a timing when timer 1
 or timer 2 underflows.
- Timer 2

Avoid a timing when timer 2 underflows to stop timer 2 at PWM output function used.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R2H.

- Timer 3 Stop timer 3 counting to change its count source.
- Timer input/output pin Set the port C output latch to "0" to output the PWM signal from C/CNTR pin.



 Prescaler and Timer 1 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) after Prescaler and Timer 1 operations start (1).

Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts. When selecting CNTR input as the count source of Timer 1,

Timer 1 operates synchronizing with the falling edge of CNTR input.




Fig. 24 Timer count start timing and count time when operation starts (Prescaler and Timer 1)

• Timer 2 and Timer LC count start timing and count time when operation starts

Count starts from the rising edge (2) after the first falling edge of the count source, after Timer 2 and Timer LC operations start (1). Time to first underflow (3) is different from time among next underflow (4) by the timing to start the timer and count source operations after count starts.




Fig. 25 Timer count start timing and count time when operation starts (Timer 2 and Timer LC)



CNTR output: invalid (W23 =	= "0")
Timer 2 count source Timer 2 count value (Reload register) Timer 2 underflow signal	0316 0216 0116 0016 0316 0216 0116 0016 0316 0216 0116 0016
PWM signal (output invalid)	PWM signal "L" Timer 2 start fixed
 CNTR output: valid (W23 = PWM signal "H" interval ext 	"1") ension function: invalid (W22 = "0")
Timer 2 count source	- for the second s
Timer 2 count value (Reload register) Timer 2 underflow signal PWM signal	0316 0219 0116 0016 0219 0116 0016 0316 0216 0119 0016 0216 0119 0016 0316 0216 0119 0016 0316 0216 0119 0016 0216 0119 01019 0216 0119 01019 0216 0119 01019 01010010000000000000000000
● CNTR output: valid (W2₃ PWM signal "H" interval e	= "1") extension function: valid (W22 = "1") (Note)
Timer 2 count source	
Timer 2 count value (Reload register) Timer 2 underflow signal PWM signal	0316 0216 0116 0016 0216 0116 0116 0116
	rval extension function: valid, set "0116" or more to reload register R2H.

Fig. 26 Timer 2 operation (reload register R2L: "0316", R2H: "0216")

CNTR output auto-control circuit by	timer 1 is selected.				
 CNTR output: valid (W23 = CNTR output auto-control ci 		")			
PWM signal			ההההההה	עעעעעע איי	กกกกกกกกกก
Timer 1 underflow signal		<u></u>			
CNTR output	Timer 1 start CNTR output st				
● CNTR output auto-control fu		an			
PWM signal Timer 1 underflow signal					
Timer Fundemow signal	Timer 1 start	1			Timer 1 stop
Register W41					3
CNTR output	mmmi m		l m	hundaaaaa	
	CNTR output sta	art			CNTR output stop
When the CNITE subsuit When the CNITE subsuit	outo control function id	a a ta ha inva	id while the CI		- involid
 When the CNTR output the CNTR output invalid 		s set to be inva			s invalid,
 When the CNTR output 		s set to be inva	id while the CN	NTR output is	s valid,
the CNTR output valid					
③ When timer 1 is stoppe	d, the CNTR output aut	o-control functi	on becomes in	valid.	
Note: When the PWM s	ignal is output from C/C	CNTR pin, set t	he output latch	of port C to	"0".
Fig. 27 CNTR output auto-control fu	nction by timer 1				



Machine cycle	Mi	Ν	li+1	X	Mi+2
		TW2A instruction ex	ecution cycle (W21)	← 1	
System clock f(STCK)=f(XIN)/4					
XIN input (count source selected)				เกา่าม	
Register W21					
Timer 2 count value		0316	X0216X0	11600160216	(0116)(0016)(0316)(0216)(0116)
(Reload register) –		(R2L)			2H) (R2L)
Timer 2 underflow signal					∏
PWM signal					
			Timer 2 co	ount start ti	ming
			Timer 2 co	ount start ti	ming
			Timer 2 co	ount start ti	ming
—Timer 2 count st	op timing		Timer 2 co	ount start ti	ming
_		Mi		punt start ti	
—Timer 2 count st Machine cycle	Mi	Mi-	-1	X	ming Mi+2
Machine cycle	Mi	Mi- TW2A instruction exe	-1	X	
Machine cycle	Mi		-1	X	
Machine cycle System clock f(STCK)=f(XIN)/4	Mi		-1	X	
Machine cycle System clock f(STCK)=f(XIN)/4 XIN input	Mi		-1	X	
Machine cycle System clock f(STCK)=f(XIN)/4 XIN input (count source selected) Register W21 Timer 2 count value			-1 ecution c <u>ycle (W2</u> 1)	X	
Machine cycle System clock f(STCK)=f(XIN)/4 XIN input (count source selected) Register W21 Timer 2 count value (Reload register)			-1 ecution c <u>ycle (W2</u> 1)	X	
Machine cycle System clock f(STCK)=f(XIN)/4 XIN input (count source selected) Register W21 Timer 2 count value			-1 ecution cycle (W21)	X	
Machine cycle System clock f(STCK)=f(XIN)/4 XIN input (count source selected) Register W21 Timer 2 count value (Reload register) Timer 2			-1 ecution cycle (W21)	X	
Machine cycle System clock f(STCK)=f(XIN)/4 XIN input (count source selected) Register W21 Timer 2 count value (Reload register) Timer 2 underflow signal —			-1 ecution c <u>ycle (W2</u> 1)		Mi+2



WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF16" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "000016," the next count pulse is input), the WDF1 flag is set to "1."

If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the $\overrightarrow{\text{RESET}}$ pin outputs "L" level to reset the microcomputer.

Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.

When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.


When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

The WEF flag is set to "1" at system reset or RAM back-up mode.

The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.



- ⑤ The output transistor of RESET pin is turned "ON" by the watchdog reset signal and system reset is executed.
- Note: The number of count is equal to the number of cycle because the count source of watchdog timer is the instruction clock.

Fig. 29 Watchdog timer function



When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction. When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 30).

The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the power down mode.

When using the watchdog timer and the power down mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the power down state (refer to Figure 31).

The watchdog timer function is valid after system is returned from the power down. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the power down, and stop the watchdog timer function.

WRST	; WDF1 flag cleared
DI DWDT WRST	; Watchdog timer function enabled/disabled ; WEF and WDF1 flags cleared

Fig. 30 Program example to start/stop watchdog time

:	
WRST	; WDF1 flag cleared
NOP	
DI	; Interrupt disabled
EPOF	; POF instruction enabled
POF	
\downarrow	
Oscillation	stop
:	
-	

Fig. 31 Program example to enter the mode when using the watchdog timer



LCD FUNCTION

The 4553 Group has an LCD (Liquid Crystal Display) controller/ driver. When the proper voltage is applied to LCD power supply input pins (VLC1–VLC3) and data are set in timer control register (W4), timer LC, LCD control registers (L1, L2, L3, C1, C2), and LCD RAM, the LCD controller/driver automatically reads the display data and controls the LCD display by setting duty and bias.

4 common signal output pins and 29 segment signal output pins can be used to drive the LCD. By using these pins, up to 116 segments (when 1/4 duty and 1/3 bias are selected) can be controlled to display. The LCD power input pins (VLC1–VLC3) are also used as pins SEG0–SEG2. When SEG0–SEG2 are selected, the internal power (VDD) is used for the LCD power.

(1) Duty and bias

There are 3 combinations of duty and bias for displaying data on the LCD. Use bits 0 and 1 of LCD control register (L1) to select the proper display method for the LCD panel being used.

- 1/2 duty, 1/2 bias
- 1/3 duty, 1/3 bias
- 1/4 duty, 1/3 bias

Table 11 Duty and maximum number of displayed pixels

Duty	Maximum number of displayed pixels	Used COM pins
1/2	58 segments	COM0, COM1 (Note)
1/3	87 segments	COM0-COM2 (Note)
1/4	116 segments	COM0–COM3

Note: Leave unused COM pins open.

(2) LCD clock control

The LCD clock is determined by the timer LC count source selection bit (W42), timer LC control bit (W43), and timer LC. Accordingly, the frequency (F) of the LCD clock is obtained by the following formula. Numbers (① to ③) shown below the formula correspond to numbers in Figure 32, respectively.

 When using the prescaler output (ORCLK) as timer LC count source (W42="1")

• When using the bit 4 of timer 3 as timer LC count source (W42="0")

$$\mathsf{F} = \underbrace{\mathsf{T34}}_{(1)} \times \underbrace{\mathsf{X}}_{(1)} \times \underbrace{\mathsf{T34}}_{(2)} \times \underbrace{\mathsf{T$$

[LC: 0 to 15]

The frame frequency and frame period for each display method can be obtained by the following formula:

Frame frequency =
$$\frac{F}{n}$$
 (Hz)
Frame period = $\frac{n}{F}$ (s)

F: LCD clock frequency




Fig. 32 LCD clock control circuit structure






Fig. 33 LCD controller/driver

(3) LCD RAM

RAM contains areas corresponding to the liquid crystal display. When "1" is written to this LCD RAM, the display pixel corresponding to the bit is automatically displayed.

(4) LCD drive waveform

When "1" is written to a bit in the LCD RAM data, the voltage difference between common pin and segment pin which correspond to the bit automatically becomes IVLC3I and the display pixel at the cross section turns on.

When returning from reset, and in the RAM back-up mode, a display pixel turns off because every segment output pin and common output pin becomes VLC3 level.

X			0 1					2				3				
Y Bits	3	2	1	0	3	2	1	0	3	2	1	0	3	2	1	0
8	SEG0	SEG0	SEG0	SEG0	SEG8	SEG8	SEG8	SEG8	SEG16	SEG16	SEG16	SEG16	SEG24	SEG24	SEG24	SEG2
9	SEG1	SEG1	SEG1	SEG1	SEG9	SEG9	SEG9	SEG9	SEG17	SEG17	SEG17	SEG17	SEG25	SEG25	SEG25	SEG2
10	SEG2	SEG2	SEG2	SEG2	SEG10	SEG10	SEG10	SEG10	SEG18	SEG18	SEG18	SEG18	SEG26	SEG26	SEG26	SEG2
11	SEG3	SEG3	SEG3	SEG3	SEG11	SEG11	SEG11	SEG11	SEG19	SEG19	SEG19	SEG19	SEG27	SEG27	SEG27	SEG2
12	SEG4	SEG4	SEG4	SEG4	SEG12											
13	SEG5	SEG5			SEG13											
14	SEG6	SEG6			SEG14											
15	SEG7	SEG7	SEG7	SEG7	SEG15	SEG15	SEG15	SEG15	SEG23	SEG23	SEG23	SEG23				
COM	COM3	COM2												COM2	COM1	COM
COM COM3 COM2 COM3 COM2 COM1 COM0 COM3 COM3 COM2 COM1 COM0 COM3 COM2 COM1 COM0 COM3 COM3																



Table 12 LCD control registers (1)

	LCD control register L1			reset : 00002	at power dow	n : state retained	R/W TAL1/TL1A
	Internal dividing resistor for LCD power	(2	2r X 3, 2r X 2	1		
L13	supply selection bit (Note 2)		1	r X 3, r X 2			
L12		()	Stop			
	LCD control bit		1	Operating			
			L10	Duty		Bias	
L11	LCD duty and bias selection bits	0	0		Not ava	ailable	
		0	1	1/2		1/2	
L10		1	0	1/3		1/3	
		1	1	1/4		1/3	

	LCD control register L2	at	at reset : 00002 at power down : state retain		W TL2A		
L23	SEG0/VLC3 pin function switch bit (Note 3)	0	SEG0				
L23	SEG0/VEC3 pin function switch bit (Note 3)	1	VLC3				
L22	SEG1/VLC2 pin function switch bit (Note 4)	0	SEG1				
	SEGI/VEC2 pill function switch bit (Note 4)	1	VLC2				
L21	SECo(4) of his function switch hit (Note 4)	0	SEG2				
LZ1	SEG2/VLC1 pin function switch bit (Note 4)	1	VLC1				
L20	Internal dividing resistor for LCD power	0	Internal dividing res	sistor valid			
L20	supply control bit	1	Internal dividing res	sistor invalid			

	LCD control register L3	at reset : 11112		at power down : state retained	W TL3A
L33	P23/SEG20 pin function switch bit	0	SEG20		
L33		1	P23		
1.20	P22/SEG19 pin function switch bit	0	SEG19		
L32		1	P22		
1.24	P21/SEG18 pin function switch bit	0	SEG18		
L31		1	P21		
1.20	P20/SEG17 pin function switch bit	0	SEG17		
L30		1	P20		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: "r (resistor) multiplied by 3" is used at 1/3 bias, and "r multiplied by 2" is used at 1/2 bias.

3: VLC3 is connected to VDD internally when SEG0 pin is selected.

4: Use internal dividing resistor when SEG1 and SEG2 pins are selected.



Table 12 LCD control registers (2)

	LCD control register C1	at reset : 11112		at power down : state retained	W TC1A
C13	P03/SEG24 pin function switch bit	0	SEG24		
013	1 03/3E024 pin function switch bit	1	P03		
C12	P02/SEG23 pin function switch bit	0	SEG23		
012		1	P02		
C14	Dou/OFC as his function switch hit	0	SEG22		
C11	P01/SEG22 pin function switch bit	1	P01		
C10	P00/SEG21 pin function switch bit	0	SEG21		
C10		1	P00		

LCD control register C2		at reset : 11112		at power down : state retained	W TC2A
C23	C23 P13/SEG28 pin function switch bit		SEG28		
023		1	P13		
C22	P12/SEG27 pin function switch bit	0	0 SEG27		
022		1	P12		
C21	P11/SEG26 pin function switch bit	0	SEG26		
621		1	P11		
C20	P10/SEG25 pin function switch bit	0	SEG25		
020		1	P10		

Note: "R" represents read enabled, and "W" represents write enabled.






Fig. 35 LCD controller/driver structure

RENESAS

(5) LCD power supply circuit

Select the LCD power supply circuit suitable for the using LCD panel.

The LCD power supply circuit is fixed by the followings;

- The internal dividing resistor is controlled by bit 0 of register L2.
- The internal dividing resistor is selected by bit 3 of register L1.
- The bias condition is selected by bits 0 and 1 of register L1.

Internal dividing resistor

The 4553 Group has the internal dividing resistor for LCD power supply.

When bit 0 of register L2 is set to "0", the internal dividing resistor is valid. However, when the LCD is turned off by setting bit 2 of register L1 to "0", the internal dividing resistor is turned off. The same six resistor (r) is prepared for the internal dividing resistor. According to the setting value of bit 3 of register L1 and

using bias condition, the resistor is prepared as follows;

- L13 = "0", 1/3 bias used: 2r X 3 = 6r
- L13 = "0", 1/2 bias used: 2r X 2 = 4r
- L13 = "1", 1/3 bias used: r X 3 = 3r
- L13 = "1", 1/2 bias used: r X 2 = 2r

●VLC3/SEG0 pin

The selection of VLC3/SEG0 pin function is controlled with the bit 3 of register L2.

When the VLC3 pin function is selected, apply voltage of VLC3 < VDD to the pin externally.

When the SEG0 pin function is selected, VLC3 is connected to VDD internally.


VLC2/SEG1, VLC1/SEG2 pin

The selection of VLC2/SEG1 pin function is controlled with the bit 2 of register L2.

The selection of VLC1/SEG2 pin function is controlled with the bit 1 of register L2.

When the VLC2 pin and VLC1 pin functions are selected and the internal dividing resistor is not used, apply voltage of 0<VLC1<VLC2<VLC3 to these pins. Short the VLC2 pin and VLC1 pin at 1/2 bias.

When the VLC2 pin and VLC1 pin functions are selected and the internal dividing resistor is used, the dividing voltage value generated internally is output from the VLC1 pin and VLC2 pin. The VLC2 pin and VLC1 pin have the same electric potential at 1/2 bias. When SEG1 and SEG2 pin functions are selected, use the internal dividing resistor. In this time, VLC2 and VLC1 are connected to the generated dividing voltage.





Rev.3.02 Dec 22, 2006 page 47 of 142 REJ03B0024-0302 RENESAS


RESET FUNCTION


System reset is performed by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions.

Then when "H" level is applied to RESET pin, software starts from address 0 in page 0.











(1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, set the time for the supply voltage to rise from 0 V to the minimum voltage of recommended operating conditions to 100 μ s or less.

If the rising time exceeds 100 μ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.




Fig. 39 Structure of reset pin and its peripherals,, and power-on reset operation

Table 13 Port state at reset

Name	Function	State
D0-D4	D0-D4	High-impedance (Notes 1, 2)
D5/INT	D5	High-impedance (Notes 1, 2)
XCIN/D6, XCOUT/D7	XCIN, XCOUT	Sub-clock input
P00/SEG21-P03/SEG24	P00–P03	High-impedance (Notes 1, 2, 3)
P10/SEG25-P13/SEG28	P10-P13	High-impedance (Notes 1, 2, 3)
P20/SEG17-P23/SEG20	P20-P23	High-impedance (Notes 1, 2, 3)
SEG0/VLC3-SEG2/VLC1	SEG0-SEG2	VLC3 (VDD) level
SEG3-SEG16	SEG3–SEG16	VLC3 (VDD) level
COM0–COM3	COM0–COM3	VLC3 (VDD) level
C/CNTR	С	"L" (VSS) level

Notes 1: Output latch is set to "1."

2: Output structure is N-channel open-drain.

3: Pull-up transistor is turned OFF.



(2) Internal state at reset

Figure 40 shows internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure 40 are undefined, so set the initial value to them.

Program counter (PC)	
Address 0 in page 0 is set to program counter.	
Interrupt enable flag (INTE)	0 (Interrupt disabled)
Power down flag (P)	
External 0 interrupt request flag (EXF0)	
Interrupt control register V1	
Interrupt control register V2	
Interrupt control register I1	
• Timer 1 interrupt request flag (T1F)	
• Timer 2 interrupt request flag (T2F)	
• Timer 3 interrupt request flag (T3F)	
Watchdog timer flags (WDF1, WDF2)	
Watchdog timer enable flag (WEF)	
Timer control register PA	
• Timer control register W1	
Timer control register W2	
Timer control register W3	
Timer control register W4	
Clock control register MR	
Clock control register RG	
• LCD control register L1	
LCD control register L2	
LCD control register L3	
LCD control register C1	
LCD control register C2	
Key-on wakeup control register K0	
Key-on wakeup control register K1	
Key-on wakeup control register K2	
Pull-up control register PU0	
Pull-up control register PU1	
Port output structure control register FR0	
Port output structure control register FR1	
Port output structure control register FR2	
• Carry flag (CY)	
High-order bit reference enable flag (UPTF)	
Register A	
• Register B	
Register D	XXX
• Register E	
Register X	
• Register Y	
• Register Z	
Stack pointer (SP)	
Operation source clock	
Ceramic resonator circuit	
RC oscillation circuit	
Quartz-crystal oscillator	

Fig. 40 Internal state at reset



VOLTAGE DROP DETECTION CIRCUIT (only for H version)

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.

(1) SVDE instruction

When the SVDE instruction is executed, the voltage drop deteciton circuit is valid even after system enters into the power down mode. The SVDE instruction can be executed only once.

In order to release the execution of the SVDE instruction, the system reset is required.





Fig. 41 Voltage drop detection reset circuit



Note: Detection voltage hysteresis of voltage drop detection circuit is 0.1 V (Typ).

Fig. 42 Voltage drop detection circuit operation waveform

(2) Note on voltage drop detection circuit


The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and regoes up (ex. battery exchange of an application product), depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure (Figure 43);

supply voltage does not fall below to VRST-, and

its voltage re-goes up with no reset.

In such a case, please design a system which supply voltage is once reduced below to VRST^- and re-goes up after that.



RENESAS

POWER DOWN FUNCTION

The 4553 Group has 2-type power down functions. System enters into each power down state by executing the following instructions.

- Clock operating mode EPOF and POF instructions
- RAM back-up mode EPOF and POF2 instructions

When the EPOF instruction is not executed before the POF or POF2 instruction is executed, these instructions are equivalent to the NOP instruction.

(1) Clock operating mode

The following functions and states are retained.

- RAM
- Reset circuit
- XCIN-XCOUT oscillation
- LCD display
- Timer 3

(2) RAM back-up mode

- The following functions and states are retained.
- RAM
- Reset circuit

(3) Warm start condition

The system returns from the power down state when;

- External wakeup signal is input
- Timer 3 underflow occurs
- in the power down mode.
- In either case, the CPU starts executing the software from address 0 in page 0. In this case, the P flag is "1."

(4) Cold start condition

The CPU starts executing the software from address 0 in page 0 when;

• reset pulse is input to $\overline{\text{RESET}}$ pin,

- reset by watchdog timer is performed, or
- reset by the voltage drop detection circuit is performed.

In this case, the P flag is "0."

(5) Identification of the start condition

Warm start or cold start can be identified by examining the state of the power down flag (P) with the SNZP instruction. The warm start condition from the clock operating mode can be identified by examining the state of T3F flag.

Table 15 Functions and states retained at power down mode

	Power do	wn mode
Function	Clock	RAM
	operating	back-up
Program counter (PC), registers A, B,	x	x
carry flag (CY), stack pointer (SP) (Note 2)		
Contents of RAM	0	0
Interrupt control registers V1, V2	X	X
Interrupt control register I1	0	0
Selected oscillation circuit	0	0
Clock control register MR, RG	0	0
Timer 1 to timer 2 functions	(Note 3)	(Note 3)
Timer 3 function	0	(Note 3)
Timer LC function	0	(Note 3)
Watchdog timer function	X (Note 4)	X (Note 4)
Timer control registers PA	X	X
Timer control registers W1 to W4	0	0
LCD display function	0	(Note 5)
LCD control registers L1 to L3, C1, C2	0	0
Voltage drop detection circuit	(Note 6)	(Note 6)
Port level	(Note 7)	(Note 7)
Pull-up control registers PU0, PU1	0	0
Key-on wakeup control registers K0 to K2	0	0
Port output structure control registers	0	0
FR0 to FR2		
External interrupt request flag	X	X
(EXF0)		
Timer interrupt request flags (T1F, T2F)	(Note 3)	(Note 3)
Timer interrupt request flag (T3F)	0	(Note 3)
Interrupt enable flag (INTE)	×	Х
Watchdog timer flags (WDF1, WDF2)	X (Note 4)	X (Note 4)
Watchdog timer enable flag (WEF)	X (Note 4)	X (Note 4)

Notes 1:"O" represents that the function can be retained, and "X" represents that the function is initialized. Registers and flags other than the above are undefined at RAM

back-up, and set an initial value after returning.

2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.

- 3: The state of the timer is undefined.
- 4: Initialize the watchdog timer with the WRST instruction, and then go into the power down state.
- 5: LCD is turned off.
- 6: When the SVDE instruction is executed, this function is valid at power down.
- 7: In the RAM back-up mode, C/CNTR pin outputs "L" level. However, when the CNTR input is selected (W11, W10="11"), C/ CNTR pin is in an input enabled state (output = high-impedance). Other ports retain their respective output levels.



(6) Return signal

An external wakeup signal or timer 3 interrupt request flag (T3F) is used to return from the clock operating mode.

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped.

Table 16 shows the return condition for each return source.

(7) Control registers

• Key-on wakeup control register K0

Register K0 controls the ports P0 and P1 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to transfer the contents of register K0 to register A.

Key-on wakeup control register K1

Register K1 controls the return condition and the selection of valid waveform/level of port P1. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K0 to register A.

• Key-on wakeup control register K2

Register K2 controls the INT pin key-on wakeup function and the selection of return codition. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be used to transfer the contents of register K2 to register A.

• Pull-up control register PU0

Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction. In addition, the TAPU0 instruction can be used to transfer the contents of register PU0 to register A.

Pull-up control register PU1

Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction. In addition, the TAPU1 instruction can be used to transfer the contents of register PU1 to register A.

• External interrupt control register I1

Register I1 controls the valid waveform of the external 0 interrupt, the input control of INT pin and the return input level. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.

F	Return source	Return condition	Remarks
lal	Ports P00-P03	Return by an external falling edge ("H" \rightarrow "L").	The key-on wakeup function can be selected by two port unit.
wakeup signal	Ports P10–P13	Return by an external "H" level or "L" level input, or rising edge ("L" \rightarrow "H") or falling edge ("H" \rightarrow "L"). Return by an external "L" level input.	The key-on wakeup function can be selected by two port unit. Select the re- turn level ("L" level or "H" level) and return condition (return by level or edge) with register K1 according to the external state before going into the power down state.
xternal w	INT pin	Return by an external "H" level or "L" level input, or rising edge ("L" \rightarrow "H") or falling edge ("H" \rightarrow "L").	Select the return level ("L" level or "H" level) with register I1 and return con- dition (return by level or edge) with register K2 according to the external state before going into the power down state.
Ш		When the return level is input, the in- terrupt request flag (EXF0) is not set.	
	er 3 interrupt est flag (T3F)	Return by timer 3 underflow or by setting T3F to "1".	Clear T3F with the SNZT3 instruction before system enters into the power down state.
		It can be used in the clock operating mode.	When system enters into the power down state while T3F is "1", system re- turns from the state immediately because it is recognized as return condition.

Table 16 Return source and return condition







Fig. 44 State transition



RENESAS

Key-on wakeup control register K0		at	reset : 00002	at power down : state retained	R/W TAK0/ TK0A
K03	Port P12, P13 key-on wakeup	0	Key-on wakeup not	used	
KU3	control bit (Note 3)	1	1 Key-on wakeup used		
1/0-	Port P10, P11 key-on wakeup	0	Key-on wakeup not used		
K02	K02 control bit (Note 2)		Key-on wakeup use	ed	
KO	Port P02, P03 key-on wakeup	0	Key-on wakeup not used		
K01	control bit	1	Key-on wakeup use	ed	
1/0 -	Port P00, P01 key-on wakeup	0	Key-on wakeup not	used	
K00	control bit	1	Key-on wakeup use	ed	

Table 17 Key-on wakeup control register, pull-up control register and interrupt control register

		-			
	Key-on wakeup control register K1		reset : 00002	at power down : state retained	R/W TAK1/ TK1A
K13	Ports P12, P13 return condition selection bit	0 Returned by edge			
	(Note 3)	1	Returned by level		
K12	Ports P12, P13 valid waveform/level	0 Falling waveform/"L" level		." level	
N 12	¹² selection bit (Note 3)		Rising waveform/"H	l" level	
K11	Ports P10, P11 return condition selection bit	0	Returned by edge		
	(Note 2)	1	Returned by level		
K10	Ports P10, P11 valid waveform/level	0	Falling waveform/"L	." level	
K IO	selection bit (Note 2)	1	Rising waveform/"H	l" level	

Key-on wakeup control register K2		at reset : 00002		at power down : state retained	R/W TAK2/ TK2A
K22	K23 Not used		This bit has no function, but read/write is enabled.		
1123				This bit has no function, but read/while is enabled.	
K22	K22 Not used		This bit has no function, but read/write is enabled.		
N22	Not used	1			
Kat	INIT when we take a set of the set of the left		Returned by level		
K21	INT pin return condition selection bit	1	Returned by edge		
K20	INT his key on wekeup control hit	0	Key-on wakeup invalid		
K20	INT pin key-on wakeup control bit	1	Key-on wakeup val	id	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: To be invalid (K02 = "0") key-on wakeup of ports P10 and P11, set the registers K10 and K11 to "0".
3: To be invalid (K03 = "0") key-on wakeup of ports P12 and P13, set the registers K12 and K13 to "0".



Pull-up control register PU0		at reset : 00002		at power down : state retained	R/W TAPU0/ TPU0A
PU03	Port P03 pull-up transistor	0	Pull-up transistor O	FF	
P003	control bit	1	1 Pull-up transistor ON		
DUOs	Port P02 pull-up transistor	0	0 Pull-up transistor OFF		
PU02	control bit	1 Pull-up transistor ON		Ν	
DUO.	Port P01 pull-up transistor	0	Pull-up transistor OFF		
PU01	control bit	1	Pull-up transistor ON		
PU00	Port P00 pull-up transistor	0	Pull-up transistor O	FF	
P000	control bit	1	Pull-up transistor O	N	

Pull-up control register PU1		at reset : 00002		at power down : state retained	R/W TAPU1/ TPU1A
PU13	Port P13 pull-up transistor	0	Pull-up transistor O)FF	
P013	control bit	1 Pull-up transistor ON			
DUIA	Port P12 pull-up transistor	0 Pull-up transistor OFF			
PU12	control bit	1 Pull-up transistor ON			
	Port P11 pull-up transistor	0	Pull-up transistor OFF		
PU11	control bit	1	Pull-up transistor ON		
PU10	Port P10 pull-up transistor	0 Pull-up transistor OFF			
P010	control bit	1	Pull-up transistor O	N	

	Interrupt control register I1		reset : 00002	at power down : state retained	R/W TAI1/TI1A
110	I13 INT pin input control bit (Note 2)		INT pin input disab	bled	•
115			INT pin input enab	led	
110	I12 Interrupt valid waveform for INT pin/ return level selection bit (Note 2)	0	Falling waveform/"L" level ("L" level is recognized with the SNZI0 instruction)		
112		1	Rising waveform/"I instruction)	H" level ("H" level is recognized with	the SNZI0
11.4	INIT his odda datastian airquit control hit	0	One-sided edge de	etected	
111	I11 INT pin edge detection circuit control bit		Both edges detected		
110	INT pin Timer 1 count start synchronous	0	Timer 1 count star	t synchronous circuit not selected	
110	circuit selection bit	1	Timer 1 count start synchronous circuit selected		

Notes 1: "R" represents read enabled, and "W" represents write enabled. 2: When the contents of I12 and I13 are changed, the external interrupt request flag (EXF0) may be set.



CLOCK CONTROL

- The clock control circuit consists of the following circuits.
- On-chip oscillator (internal oscillator)
- Ceramic resonator
- RC oscillation circuit
- Quartz-crystal oscillation circuit
- Multi-plexer (clock selection circuit)
- Frequency divider
- Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 47 shows the structure of the clock control circuit.

The 4553 Group operates by the on-chip oscillator clock (f(RING)) which is the internal oscillator after system is released from reset. Also, the ceramic resonator or the RC oscillation can be used for the main clock (f(XIN)) of the 4553 Group.

The quartz-crystal oscillator can be used for sub-clock (f(XCIN)).




Fig. 47 Clock control circuit structure

RENESAS

(1) On-chip oscillator operation

After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

(2) Main clock generating circuit (f(XIN))

When the MCU operates by the ceramic resonator or the RC oscillator as the main clock (f(XIN)).

After system is released from reset, the ceramic oscillation is valid for main clock.

The ceramic oscillation is invalid and the RC oscillation circuit is valid with the CRCK instruction.

The CRCK instruction can be executed only once.

Execute the CRCK instruction in the initial setting routine (executing it in address 0 in page 0 is recommended).

When the main clock (f(XIN)) is not used, connect XIN pin to Vss and leave XOUT pin open, and do not execute the CRCK instruction (Figure 49).

(3) Ceramic resonator

When the ceramic resonator is used as the main clock (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance.

A feedback resistor is built in between pins XIN and XOUT (Figure 50). Do not execute the CRCK instruction in program.

(4) RC oscillation

When the RC oscillation is used as the main clock (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 51).

The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.




Fig. 48 Switch to ceramic oscillation/RC oscillation




Fig. 49 Handling of XIN and XOUT when operating on-chip oscillator




Fig. 50 Ceramic resonator external circuit




Fig. 51 External RC circuit



(5) External clock

When the external clock signal is used as the main clock (f(XIN)), connect the XIN pin to the clock source and leave XOUT pin open. (Figure 52). Do not execute the CRCK instruction.

Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition). Also, note that the power down mode (POF and POF2 instructions) cannot be used when using the external clock.

(6) Sub-clock generating circuit f(XCIN)

Sub-clock signal f(XCIN) is obtained by externally connecting a quartz-crystal oscillator. Connect this external circuit and a quartz-crystal oscillator to pins XCIN and XCOUT at the shortest distance. A feedback resistor is built in between pins XCIN and XCOUT (Figure 53). XCIN pin and XCOUT pin are also used as ports D6 and D7, respectively. The sub-clock oscillation circuit is invalid and the function of ports D6 and D7 are valid by setting bit 2 of register RG to "1".

When sub-clock, ports D6 and D7 are not used, connect XCIN/D6 to Vss and leave XCOUT/D7 open.

(7) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.

(8) Clock control register RG

Table 18 Clock control registers

Register RG controls the start/stop of each oscillation circuit. Set the contents of this register through register A with the TRGA instruction.

M34553 XIN XOUT ↓ XOUT

Fig. 52 External clock input circuit




Fig. 53 External quartz-crystal circuit

ROM ORDERING METHOD

Mask ROM Order Confirmation Form*
 Mark Specification Form*
 Data to be written to ROM...one floppy disk.

* For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/homepage.jsp).

R/W Clock control register MR at reset : 11002 TAMR/ at power down : state retained TMRA MR3 MR2 Operation mode MR3 0 0 Through mode Operation mode selection bits 0 1 Frequency divided by 2 mode 1 0 Frequency divided by 4 mode MR2 1 1 Frequency divided by 8 mode MR1 MR₀ System clock MR3 0 0 f(RING) System clock selection bits (Note 2) 0 1 f(XIN) 1 0 f(XCIN) MR2 1 1 Not available (Note 3)

Clock control register RG		at reset : 0002		at power down : state retained	W TRGA	
RG2 Sub-clock (f(XCIN)) control bit (Note 4)		0	Sub-clock (f(XCIN))	Sub-clock (f(Xcin)) oscillation available, ports D6 and D7 not selected		
1.02		1 Sub-clock (f(XCIN)) oscillation stop, ports D6 and D7		lected		
	Main-clock (f(XIN)) control bit (Note 4)	0	Main clock (f(XIN)) oscillation available			
RG1		1	Main clock (f(XIN))	oscillation stop		
	On-chip oscillator (f(RING)) control bit	0 On-chip oscillator (f(RING)) oscillation available				
RG0	(Note 4)	1 On-chip oscillator (f(RING)) oscillation stop				

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: The stopped clock cannot be selected for system clock

3: "11" cannot be set to the low-order 2 bits (MR1, MR0) of register MR.

4: The oscillation circuit selected for system clock cannot be stopped.



NOTES ON NOISE

Countermeasures against noise are described below.

The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

1. Shortest wiring length

(1) Wiring for RESET pin

Make the length of wiring which is connected to the RESET pin as short as possible. Especially, connect a capacitor across the RESET pin and the Vss pin with the shortest possible wiring.

<Reason>

In order to reset a microcomputer correctly, 1 machine cycle or more of the width of a pulse input into the $\overrightarrow{\text{RESET}}$ pin is required. If noise having a shorter pulse width than this is input to the $\overrightarrow{\text{RESET}}$ input pin, the reset is released before the internal state of the microcomputer is completely initialized.

This may cause a program runaway.





Fig. 54 Wiring for the RESET pin


(2) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.

<Reason>

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.







(3) Wiring to CNVss pin

Connect CNVss pin to a GND pattern at the shortest distance.

The GND pattern is required to be as close as possible to the GND supplied to Vss.

In order to improve the noise reduction, to connect a 5 $k\Omega$ resistor serially to the CNVss pin - GND line may be valid.

As well as the above-mentioned, in this case, connect to a GND pattern at the shortest distance. The GND pattern is required to be as close as possible to the GND supplied to Vss.

<Reason>

The CNVss pin of the One Time PROM is the power source input pin for the built-in One Time PROM. When programming in the built-in One Time PROM, the impedance of the CNVss pin is low to allow the electric current for writing flow into the One Time PROM. Because of this, noise can enter easily. If noise enters the CNVss pin, abnormal instruction codes or data are read from the built-in One Time PROM, which may cause a program runaway.




Fig. 56 Wiring for the CNVss pin of the One Time PROM

2. Connection of bypass capacitor across Vss line and Vbb line Connect an approximately 0.1 μ F bypass capacitor across the Vss

line and the VDD line as follows:

- Connect a bypass capacitor across the VSS pin and the VDD pin at equal length.
- Connect a bypass capacitor across the VSS pin and the VDD pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and VDD line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the VDD pin.




Fig. 57 Bypass capacitor across the Vss line and the VDD line



3. Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

(1) Keeping oscillator away from large current signal lines

Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

<Reason>

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.

(2) Installing oscillator away from signal lines where potential levels change frequently

Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

<Reason>

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.




Fig. 58 Wiring for a large current signal line




Fig. 59 Wiring to a signal line where potential levels change frequently

(3) Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a Vss pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.

Connect the Vss pattern to the microcomputer Vss pin with the shortest possible wiring. Besides, separate this Vss pattern from other Vss patterns.




Fig. 60 Vss pattern on the underside of an oscillator



4. Setup for I/O ports

Setup I/O ports using hardware and software as follows:

<Hardware>

• Connect a resistor of 100 Ω or more to an I/O port in series.

<Software>

- As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port or an I/O port, since the output data may reverse because of noise, rewrite data to its port latch at fixed periods.
- Rewrite data to pull-up control registers at fixed periods.

5. Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software.

In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine.

This example assumes that interrupt processing is repeated multiple times in a single main routine processing. <The main routine>

 Assigns a single word of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:

 $N+1 \ge$ (Counts of interrupt processing executed in each main routine)

As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.

- Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents do not change after interrupt processing.

<The interrupt processing routine>

- Decrements the SWDT contents by 1 at each interrupt processing.
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.




Fig. 61 Watchdog timer by software

RENESAS

LIST OF PRECAUTIONS

① Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.1 $\mu F)$ between pins VDD and Vss at the shortest distance,

• equalize its wiring in width and length, and

• use relatively thick wire.

In the One Time PROM version, CNVss pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about 5 k Ω (connect this resistor to CNVss/ VPP pin as close as possible).

In addition, the MCU may be replaced with mask ROM version without the need to remove the resistor from the circuit and without any adverse effect on operation.

②Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

③Register initial values 2

The initial value of the following registers are undefined at RAM backup. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

④ Stack registers (SKs)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

5 Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

6 Timer count source

Stop timer 1, 2 and LC counting to change its count source.

⑦ Reading the count value

Stop timer 1 or 2 counting and then execute the data read instruction (TAB1, TAB2) to read its data.

⑧Writing to the timer

Stop timer 1, 2 or LC counting and then execute the data write instruction (T1AB, T2AB, TLCA) to write its data.

9 Writing to reload register R1, R2H

When writing data to reload register R1, reload register R2H while timer 1 or timer 2 is operating, avoid a timing when timer 1 or timer 2 underflows.

[®]Timer 2

Avoid a timing when timer 2 underflows to stop timer 2 at PWM output function used.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R2H.

10 Timer 3

Stop timer 3 counting to change its count source.

¹²Timer input/output pin

Set the port C output latch to "0" to output the PWM signal from C/CNTR pin.



Prescaler and Timer 1 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) after Prescaler and Timer 1 operations start (1).

Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts.

When selecting CNTR input as the count source of Timer 1, Timer 1 operates synchronizing with the falling edge of CNTR input.




Fig. 62 Timer count start timing and count time when operation starts (Prescaler and Timer 1)

^(a) Timer 2 and Timer LC count start timing and count time when operation starts

Count starts from the rising edge (2) after the first falling edge of the count source, after Timer 2 and Timer LC operations start (1). Time to first underflow (3) is different from time among next underflow (4) by the timing to start the timer and count source operations after count starts.




Fig. 63 Timer count start timing and count time when operation starts (Timer 2 and Timer LC)

Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the power down state. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the power down state, and stop the watchdog timer function.
- When the watchdog timer function and power down function are used at the same time, execute the WRST instruction before system enters into the power down state and initialize the flag WDF1.

[®]Multifunction

• Be careful that the output of port D5 can be used even when INT pin is selected.

The threshold value is different between port D_5 and INT. Accordingly, be careful when the input of both is used.

• Be careful that the "H" output of port C can be used even when output of CNTR pin are selected.

Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.



18 D5/INT pin

• Note [1] on bit 3 of register I1

When the input of the INT pin is controlled with the bit 3 of register 11 in software, be careful about the following notes.

Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 64⁽¹⁾) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 64⁽²⁾). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 64⁽³⁾).

:							
LA	4	; (XXX02)					
TV1A		; The SNZ0 instruction is valid					
LA	8	; (1 XXX 2)					
TI1A		; Control of INT pin input is changed					
NOP							
SNZ0		; The SNZ0 instruction is executed					
		(EXF0 flag cleared)					
NOP		3					
:							
x :	X : these bits are not used here.						

Fig. 64 External 0 interrupt program example-1

Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

• When the key-on wakeup function of INT pin is not used (register K20 = "0"), clear bits 2 and 3 of register I1 before system enters to the power down mode. (refer to Figure 65⁽¹⁾).

:	
LA 0	; (00 XX 2)
TI1A	; Input of INT disabled
DI	
EPOF	
POF2	; Power down mode
:	
X : these	e bits are not used here.

Fig. 65 External 0 interrupt program example-2


Note on bit 2 of register I1

When the interrupt valid waveform of the D5/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 66⁽¹⁾) and then, change the bit 2 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 66⁽²⁾). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 66⁽³⁾).

:						
LA	4	; (XXX02)				
TV1A		; The SNZ0 instruction is valid				
LA	12					
TI1A		; Interrupt valid waveform is changed				
NOP						
SNZ0		; The SNZ0 instruction is executed				
		(EXF0 flag cleared)				
NOP						
:						
X :	X : these bits are not used here.					





⁽⁹⁾POF and POF2 instructions

When the POF or POF2 instruction is executed continuously after the EPOF instruction, system enters the power down state.

Note that system cannot enter the power down state when executing only the POF or POF2 instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF or POF2 instruction continuously.

Power-on reset

When the built-in power-on reset circuit is used, set the time for the supply voltage to rise from 0 V to the minimum voltage of recommended operating conditions to 100 μ s or less.

If the rising time exceeds 100 μ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.

OVOltage drop detection circuit (only in H version)

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and regoes up (ex. battery exchange of an application product), depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure (Figure 67);

supply voltage does not fall below to VRST⁻, and

its voltage re-goes up with no reset.

In such a case, please design a system which supply voltage is once reduced below to VRST⁻ and re-goes up after that.




Fig. 67 VDD and VRST

Clock control

Execute the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). The oscillation circuit by the CRCK instruction can be selected only once.

On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the on-chip oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the on-chip oscillator clock.

External clock

When the external signal clock is used as the source oscillation (f(XIN)), note that the power down mode (POF and POF2 instructions) cannot be used.

Difference between Mask ROM version and One Time PROM version Mask ROM version and One Time PROM version have some difference of the following characteristics within the limits of an electrical property by difference of a manufacture process, built-

in ROM, and a layout pattern. • a characteristic value

- a margin of operation
- the amount of noise-proof
- noise radiation, etc.,

Accordingly, be careful of them when swithcing.

®Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.



CONTROL REGISTERS

	Interrupt control register V1		reset : 00002	at power down : 00002	R/W TAV1/TV1A
\/12	V13 Timer 2 interrupt enable bit	0	Interrupt disabled	(SNZT2 instruction is valid)	
V13		1	Interrupt enabled (SNZT2 instruction is invalid)	
V12	V12 Timer 1 interrupt enable bit	0	Interrupt disabled	(SNZT1 instruction is valid)	
V I Z		1	Interrupt enabled (SNZT1 instruction is invalid)	
V11	Not used	0	This bit has no function, but read/write is enabled.		
VII		1	This bit has no tun	ction, but read/write is enabled.	
V10	External 0 interrupt enable bit	0	Interrupt disabled	(SNZ0 instruction is valid)	
VIU	External o Interrupt enable bit	1	Interrupt enabled (SNZ0 instruction is invalid)	

Interrupt control register V2		at reset : 00002		at power down : 00002	R/W TAV2/TV2A
V23 Not used	0	This bit has no function, but read/write is enabled.			
V23		1			
1/20	V22 Not used	0	This bit has no function, but read/write is enabled.		
VZ2		1			
1/07	Not used	0	This bit has no function, but read/write is enabled.		
V21	Not used	1			
1/20	Timer 3 interrupt enable bit	0	Interrupt disabled ((SNZT3 instruction is valid)	
V20		1	Interrupt enabled (SNZT3 instruction is invalid)	

	Interrupt control register I1		reset : 00002	at power down : state retained	R/W TAI1/TI1A	
113			INT pin input disat	INT pin input disabled		
113	INT pin input control bit (Note 2)	1	INT pin input enab	led		
110	I12 Interrupt valid waveform for INT pin/ return level selection bit (Note 3)	0	Falling waveform/" instruction)	'L" level ("L" level is recognized with	the SNZI0	
112		1	Rising waveform/" instruction)	H" level ("H" level is recognized with	the SNZI0	
I1 1	INT pin edge detection circuit control bit	0	One-sided edge de	etected		
		1	Both edges detected			
110	INT pin Timer 1 count start synchronous	0	Timer 1 count star	t synchronous circuit not selected		
110	circuit selection bit	1	Timer 1 count star	t synchronous circuit selected		

	Clock control register MR		at reset : 11002		at power down : state retained TAMR/ TMRA
		MR3	MR2		Operation mode
MR3		0	0	Through mode	
	MR2 Operation mode selection bits	0	1	Frequency divided I	by 2 mode
MR ₂		1	0	Frequency divided I	by 4 mode
		1	1	Frequency divided	by 8 mode
		MR1	MR0		System clock
MR3	System clock selection bits (Note 3)	0	0	f(RING)	
		0	1	f(XIN)	
MR2		1	0	f(XCIN)	
			1	Not available (Note	4)

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12 and I13 are changed, the external interrupt request flag (EXF0) may be set.

3: The stopped clock cannot be selected for system clock. 4: "11" cannot be set to the low-order 2 bits (MR1, MR0) of register MR.



Clock control register RG		at	t reset : 0002	at power down : state retained	W TRGA
RG ₂	RG2 Sub-clock (f(XCIN)) control bit (Note 2)		Sub-clock (f(XCIN))	oscillation available, ports D6 and D	07 not selected
1102			Sub-clock (f(XCIN))	oscillation stop, ports D6 and D7 se	lected
	RG1 Main-clock (f(XIN)) control bit (Note 2)		Main clock (f(XIN)) o	oscillation available	
RG1		1	Main clock (f(XIN)) o	oscillation stop	
	On-chip oscillator (f(RING)) control bit		On-chip oscillator (f	(RING)) oscillation available	
RG0	(Note 2)	1	On-chip oscillator (f	(RING)) oscillation stop	

Timer control register PA		at reset : 02		at power down : 02	W TPAA
PAo	Prescaler control bit	0	Stop (state retaine	d)	
FA0 Frescaler control bit		1	Operating		

	Timer control register W1		at	reset : 00002	at power down : state retained	R/W TAW1/TW1A
W13	Timer 1 count auto-stop circuit selection	0		Timer 1 count auto-stop circuit not selected		
	bit (Note 3)		1	Timer 1 count auto	-stop circuit selected	
W12		0		Stop (state retained)		
VV 12	Timer 1 control bit	1		Operating		
		W11	W10	10 Count source		
W11		0	0	PWM signal (PWN	IOUT)	
	Timer 1 count source selection bits	0	1	Prescaler output (ORCLK)		
W10	(Note 4)	1	0	Timer 3 underflow	signal (T3UDF)	
		1	1	CNTR input		

Timer control register W2		at reset : 00002		at power down : 00002	R/W TAW2/TW2A	
W23	W23 CNTR pin output control bit	0	CNTR pin output ir	CNTR pin output invalid		
1125		1	CNTR pin output v	alid		
W22	W22 PWM signal interrupt valid waveform/	0	PWM signal "H" interval expansion function invalid			
VVZZ	return level selection bit	1	PWM signal "H" int	erval expansion function valid		
W21	Timer 2 control bit	0	Stop (state retaine	d)		
VVZI	Timer 2 control bit	1	Operating			
W20	Times 2 sound source calestics hit	0	XIN input			
VV20	Timer 2 count soruce selection bit	1	Prescaler output (0	DRCLK)/2 signal output		

	Timer control register W3		at reset : 00002		at power down : state retained	R/W TAW3/TW3A
W33	Timer 3 count auto-stop circuit selection	(C	XCIN input		
1103	bit	1		Prescaler output (C	DRCLK)	
W/32	W32 Timer 3 control bit	0		Stop (Initial state)		
1102		· ·	1	Operating		
		W31	W30		Count value	
W31	The set O second code of the stice bits	0	0	Underflow occurs e	every 8192 counts	
	Timer 3 count value selection bits	0	1	Underflow occurs every 16384 counts		
W30		1	0	Underflow occurs every 32768 counts		
		1	1	Underflow occurs every 65536 counts		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: The oscillation circuit selected for system clock cannot be stopped.

3: This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").
4: Port C output is invalid when CNTR input is selected for the timer 1 count source.



	Timer control register W4		reset : 00002	at power down : state retained	R/W TAW4/TW4A	
W43	Timer LC control bit	0	Stop (state retaine	d)		
11-13		1	Operating			
W/42	W42 Timer LC count source selection bit	0	Bit 4 (T34) of timer 3			
VV42		1	System clock (STCK)			
W41	CNTR output auto-control circuit	0	CNTR output auto-control circuit not selected			
VV-+1	selection bit		CNTR output auto-control circuit selected			
W40		0	Falling edge			
vv40	CNTR pin input count edge selection bit	1	Rising edge			

LCD control register L1		at reset : 00002		at power dow	n : state retained	R/W TAL1/TL1A	
L13	Internal dividing resistor for LCD power	0)	2r X 3, 2r X 2			
L13	supply selection bit (Note 2)	1	1	r X 3, r X 2			
L12 10	LCD control bit	0 Stop					
		1	1	Operating			
		L11	L10	Duty		Bias	
L11		0	0		Not available		
	LCD duty and bias selection bits	0	1	1/2		1/2	
L10		1	0	1/3		1/3	
		1	1	1/4		1/3	

	LCD control register L2	at reset : 00002		at power down : state retained	W TL2A	
1.22	L23 SEG0/VLC3 pin function switch bit (Note 3)	0	SEG0			
LZ3		1	VLC3			
1.00	L22 SEG1/VLC2 pin function switch bit (Note 4)	0	SEG1			
LZ2		1	VLC2			
1.04	$CEC_{2}/(1 + 1)$ is furction switch bit (Note 4)	0	SEG2			
L21	SEG2/VLC1 pin function switch bit (Note 4)	1	VLC1			
1.00	Internal dividing resistor for LCD power	0	0 Internal dividing resistor valid			
L20	L20 supply control bit		Internal dividing res	sistor invalid		

	LCD control register L3		t reset : 11112	at power down : state retained	W TL3A
L33	L33 P23/SEG20 pin function switch bit	0	SEG20		
L03	1 23/3E 020 pin function switch bit	1	P23		
L32	P22/SEG19 pin function switch bit	0	SEG19		
LJZ		1	P22		
L31	P21/SEG18 pin function switch bit	0	SEG18		
LOT	P21/SEG18 pin function switch bit	1	P21		
L30	P20/SEG17 pin function switch bit	0	SEG17		
L30		1	P20		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: "r (resistor) multiplied by 3" is used at 1/3 bias, and "r multiplied by 2" is used at 1/2 bias.
3: VLC3 is connected to VDD internally when SEG0 pin is selected.

4: Use internal dividing resistor when SEG1 and SEG2 pins are selected.



	LCD control register C1		t reset : 11112	at power down : state retained	W TC1A
C13	P03/SEG24 pin function switch bit	0	SEG24		
013	1 03/3E 024 pin runction switch bit	1	P03		
C12	P02/SEG23 pin function switch bit	0	SEG23		
012	F02/SEG23 pin function switch bit	1	P02		
C11	P01/SEC 22 pin function quitch hit	0	SEG22		
CI	P01/SEG22 pin function switch bit	1	P01		
C10	P00/SEG21 pin function switch bit	0	SEG21		
C10		1	P00		

	LCD control register C2		t reset : 11112	at power down : state retained	W TC2A	
C23	P13/SEG28 pin function switch bit	0	SEG28			
023		1	P13			
C22	P12/SEG27 pin function switch bit	0	0 SEG27			
022		1	P12			
C21	P11/SEG26 pin function switch bit	0	SEG26			
021	P 11/3EG26 pin function switch bit	1	P11			
C20	P10/SEG25 pin function switch bit	0	SEG25			
620		1	P10			

	Pull-up control register PU0		reset : 00002	at power down : state retained	R/W TAPU0/ TPU0A	
DUOS	Port P03 pull-up transistor	0	Pull-up transistor O	FF		
PU03	control bit	1	Pull-up transistor O	N		
DUOs	Port P02 pull-up transistor	0 Pull-up transistor OFF				
PU02	control bit	1	1 Pull-up transistor ON			
DU0/	Port P01 pull-up transistor	0	Pull-up transistor OFF			
P001	PU01 control bit		Pull-up transistor ON			
PU00	Port P00 pull-up transistor	0	0 Pull-up transistor OFF			
P000	control bit	1 Pull-up transistor ON				

	Pull-up control register PU1		reset : 00002	at power down : state retained	R/W TAPU1/ TPU1A
PU13	Port P13 pull-up transistor	0	Pull-up transistor O	FF	
P013	control bit	1	1 Pull-up transistor ON		
PU12	Port P12 pull-up transistor	0	0 Pull-up transistor OFF		
P012	control bit	1	Pull-up transistor O	N	
	Port P11 pull-up transistor	0	Pull-up transistor OFF		
PU11	control bit	1	Pull-up transistor O	N	
PU10	Port P10 pull-up transistor	0	Pull-up transistor OFF		
PU10	control bit	1	Pull-up transistor O	N	

Note: "W" represents write enabled.



Por	Port output structure control register FR0		reset : 00002	at power down : state retained	W TFR0A	
ГРОс	Ports P12, P13 output structure selection	0 N-channel open-drai		ain output		
FR03	FR03 bit		CMOS output	CMOS output		
FR02	Ports P10, P11 output structure selection	0 N-channel open-drain output		ain output		
FR02	bit	1	CMOS output			
FR01	Ports P02, P03 output structure selection	0	N-channel open-dra	ain output		
FR01	bit	1	CMOS output			
	Ports P00, P01 output structure selection	0	N-channel open-dra	ain output		
FR00	bit	1	CMOS output			

Por	t output structure control register FR1	at	reset : 00002	at power down : state retained	W TFR1A		
	FR13 Port D3 output structure selection bit	0	N-channel open-drain output				
		1	CMOS output				
		0	N-channel open-drain output				
FR12	Port D2 output structure selection bit	1	CMOS output				
	Part Drautaut atrusture coloction bit	0	N-channel open-drain output				
FR11	Port D1 output structure selection bit	1	CMOS output				
	Port Do output structure selection bit	0	N-channel open-drain output				
FR10		1	CMOS output				

Por	Port output structure control register FR2		reset : 00002	at power down : state retained	W TFR2A	
EB 20	FR23 Ports P22, P23 output structure selection bit	0	N-channel open-dra	ain output		
FR23		1	CMOS output			
FR22		0	N-channel open-drain output			
FR22	Ports P20, P21 output structure selection bit	1	CMOS output			
FR21	Dant Da autout atmost una aplantica, hit	0	N-channel open-drain output			
FR21	Port D5 output structure selection bit	1	CMOS output			
БРОс		0	N-channel open-drain output			
FR20	Port D4 output structure selection bit	1	CMOS output			

Note: "W" represents write enabled.



	Key-on wakeup control register K0	at	reset : 00002	at power down : state retained	R/W TAK0/ TK0A				
K03	Port P12, P13 key-on wakeup	0	Key-on wakeup not used						
K03	control bit (Note 3)	(Note 3) 1 Key-on wakeup used							
K02	Port P10, P11 key-on wakeup	0	Key-on wakeup not used						
K02	control bit (Note 2)	1	Key-on wakeup used						
K01	Port P02, P03 key-on wakeup	0	Key-on wakeup not	used					
K01	control bit	1	Key-on wakeup used						
K00	Port P00, P01 key-on wakeup	0	Key-on wakeup not used						
K00	control bit	1	Key-on wakeup used						

	Key-on wakeup control register K1	at	reset : 00002	at power down : state retained	R/W TAK1/ TK1A				
K13	Ports P12, P13 return condition selection bit	0	Returned by edge						
K13	(Note 3)	1	Returned by level						
K12	Ports P12, P13 valid waveform/level	0	Falling waveform/"L" level						
K12	selection bit (Note 3)	1	Rising waveform/"H" level						
174.	Ports P10, P11 return condition selection bit	0	Returned by edge						
K11	(Note 2)	1	Returned by level						
K10	Ports P10, P11 valid waveform/level	0	Falling waveform/"L" level						
K10	selection bit (Note 2)	1	Rising waveform/"H" level						

	Key-on wakeup control register K2	at reset : 00002		at power down : state retained	R/W TAK2/ TK2A				
K23 Not used		0	This bit has no function, but read/write is enabled.						
1123	Not used	1							
K22	Not used	0	This bit has no function, but read/write is enabled.						
N22		1							
K21	INT pin return condition selection bit	0	Returned by level						
K21	INT pin return condition selection bit	1	Returned by edge						
K20	INT pin key-on wakeup control bit	0	Key-on wakeup invalid						
N20		1	Key-on wakeup valid						

Notes 1: "R" represents read enabled, and "W" represents write enabled.2: To be invalid (K02 = "0") key-on wakeup of ports P10 and P11, set the registers K10 and K11 to "0".3: To be invalid (K03 = "0") key-on wakeup of ports P12 and P13, set the registers K12 and K13 to "0".



INSTRUCTIONS

The 4553 Group has the 124 (123) instructions. Each instruction is described as follows;

(1) Index list of instruction function

(2) Machine instructions (index by alphabet)

(3) Machine instructions (index by function)

(4) Instruction code table

SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

A B DR E V1 V2 I1 MR RG PA W1 W2 W3 W4 L1 L2 L3	Register A (4 bits) Register B (4 bits) Register DR (3 bits) Register E (8 bits) Interrupt control register V1 (4 bits) Interrupt control register V2 (4 bits) Interrupt control register I1 (4 bits) Clock control register MR (4 bits) Clock control register RG (3 bits) Timer control register PA (1 bit) Timer control register W1 (4 bits) Timer control register W2 (4 bits) Timer control register W3 (4 bits) Timer control register W4 (4 bits) LCD control register L1 (4 bits)	PS T1 T2 T3 TLC T1F T2F T3F WDF1 WEF INTE EXF0 P D	Prescaler Timer 1 Timer 2 Timer 3 Timer LC Timer 1 interrupt request flag Timer 2 interrupt request flag Timer 3 interrupt request flag Watchdog timer flag Watchdog timer enable flag Interrupt enable flag External 0 interrupt request flag Power down flag
DR E V1 V2 11 MR RG PA W1 W2 W3 W4 L1 L2	Register DR (3 bits) Register E (8 bits) Interrupt control register V1 (4 bits) Interrupt control register V2 (4 bits) Interrupt control register V2 (4 bits) Clock control register MR (4 bits) Clock control register RG (3 bits) Timer control register PA (1 bit) Timer control register W1 (4 bits) Timer control register W2 (4 bits) Timer control register W3 (4 bits) Timer control register W4 (4 bits) LCD control register L1 (4 bits) LCD control register L2 (4 bits)	T2 T3 TLC T1F T2F T3F WDF1 WEF INTE EXF0 P	Timer 2 Timer 3 Timer LC Timer 1 interrupt request flag Timer 2 interrupt request flag Timer 3 interrupt request flag Watchdog timer flag Watchdog timer enable flag Interrupt enable flag External 0 interrupt request flag
E /1 /2 1 MR RG PA V1 V2 V3 V4 .1 .2	Register E (8 bits) Interrupt control register V1 (4 bits) Interrupt control register V2 (4 bits) Interrupt control register V2 (4 bits) Clock control register MR (4 bits) Clock control register RG (3 bits) Timer control register PA (1 bit) Timer control register W1 (4 bits) Timer control register W2 (4 bits) Timer control register W3 (4 bits) Timer control register W4 (4 bits) LCD control register L1 (4 bits) LCD control register L2 (4 bits)	T3 TLC T1F T2F T3F WDF1 WEF INTE EXF0 P	Timer 3 Timer LC Timer 1 interrupt request flag Timer 2 interrupt request flag Timer 3 interrupt request flag Watchdog timer flag Watchdog timer enable flag Interrupt enable flag External 0 interrupt request flag
/1 /2 1 MR RG PA V1 V2 V3 V4 .1 .2	Interrupt control register V1 (4 bits) Interrupt control register V2 (4 bits) Interrupt control register V2 (4 bits) Clock control register MR (4 bits) Clock control register RG (3 bits) Timer control register PA (1 bit) Timer control register W1 (4 bits) Timer control register W2 (4 bits) Timer control register W3 (4 bits) Timer control register W4 (4 bits) LCD control register L1 (4 bits) LCD control register L2 (4 bits)	TLC T1F T2F T3F WDF1 WEF INTE EXF0 P	Timer LC Timer 1 interrupt request flag Timer 2 interrupt request flag Timer 3 interrupt request flag Watchdog timer flag Watchdog timer enable flag Interrupt enable flag External 0 interrupt request flag
/2 1 MR RG PA N1 N2 N3 N4 .1 .2	Interrupt control register V2 (4 bits) Interrupt control register I1 (4 bits) Clock control register MR (4 bits) Clock control register RG (3 bits) Timer control register PA (1 bit) Timer control register W1 (4 bits) Timer control register W2 (4 bits) Timer control register W3 (4 bits) Timer control register W4 (4 bits) LCD control register L1 (4 bits) LCD control register L2 (4 bits)	T1F T2F T3F WDF1 WEF INTE EXF0 P	Timer 1 interrupt request flag Timer 2 interrupt request flag Timer 3 interrupt request flag Watchdog timer flag Watchdog timer enable flag Interrupt enable flag External 0 interrupt request flag
V2 1 MR RG PA N1 N2 N3 N4 _1 _2	Interrupt control register I1 (4 bits) Clock control register MR (4 bits) Clock control register RG (3 bits) Timer control register PA (1 bit) Timer control register W1 (4 bits) Timer control register W2 (4 bits) Timer control register W3 (4 bits) Timer control register W4 (4 bits) LCD control register L1 (4 bits) LCD control register L2 (4 bits)	T2F T3F WDF1 WEF INTE EXF0 P	Timer 2 interrupt request flag Timer 3 interrupt request flag Watchdog timer flag Watchdog timer enable flag Interrupt enable flag External 0 interrupt request flag
MR RG PA M1 M2 M3 M4 _1 _2	Clock control register MR (4 bits) Clock control register RG (3 bits) Timer control register PA (1 bit) Timer control register W1 (4 bits) Timer control register W2 (4 bits) Timer control register W3 (4 bits) Timer control register W4 (4 bits) LCD control register L1 (4 bits) LCD control register L2 (4 bits)	T3F WDF1 WEF INTE EXF0 P	Timer 3 interrupt request flag Watchdog timer flag Watchdog timer enable flag Interrupt enable flag External 0 interrupt request flag
RG PA W1 W2 W3 W4 L1 L2	Clock control register MR (4 bits) Clock control register RG (3 bits) Timer control register PA (1 bit) Timer control register W1 (4 bits) Timer control register W2 (4 bits) Timer control register W3 (4 bits) Timer control register W4 (4 bits) LCD control register L1 (4 bits) LCD control register L2 (4 bits)	WDF1 WEF INTE EXF0 P	Timer 3 interrupt request flag Watchdog timer flag Watchdog timer enable flag Interrupt enable flag External 0 interrupt request flag
RG PA W1 W2 W3 W4 L1 L2	Clock control register RG (3 bits) Timer control register PA (1 bit) Timer control register W1 (4 bits) Timer control register W2 (4 bits) Timer control register W3 (4 bits) Timer control register W4 (4 bits) LCD control register L1 (4 bits) LCD control register L2 (4 bits)	WDF1 WEF INTE EXF0 P	Watchdog timer flag Watchdog timer enable flag Interrupt enable flag External 0 interrupt request flag
PA W1 W2 W3 W4 L1 L2	Timer control register PA (1 bit) Timer control register W1 (4 bits) Timer control register W2 (4 bits) Timer control register W3 (4 bits) Timer control register W4 (4 bits) LCD control register L1 (4 bits) LCD control register L2 (4 bits)	WEF INTE EXF0 P	Watchdog timer enable flag Interrupt enable flag External 0 interrupt request flag
W1 W2 W3 W4 L1 L2	Timer control register W1 (4 bits) Timer control register W2 (4 bits) Timer control register W3 (4 bits) Timer control register W4 (4 bits) LCD control register L1 (4 bits) LCD control register L2 (4 bits)	INTE EXF0 P	Interrupt enable flag External 0 interrupt request flag
N2 N3 N4 _1 _2	Timer control register W2 (4 bits) Timer control register W3 (4 bits) Timer control register W4 (4 bits) LCD control register L1 (4 bits) LCD control register L2 (4 bits)	EXF0 P	External 0 interrupt request flag
W3 W4 L1 L2	Timer control register W3 (4 bits) Timer control register W4 (4 bits) LCD control register L1 (4 bits) LCD control register L2 (4 bits)	Ρ	
₩4 _1 _2	Timer control register W4 (4 bits) LCD control register L1 (4 bits) LCD control register L2 (4 bits)		
_1 _2	LCD control register L1 (4 bits) LCD control register L2 (4 bits)	D	
2	LCD control register L2 (4 bits)		Port D (8 bits)
		PO	Port P0 (4 bits)
	(1) control register (2 (1 bite)	P1	Port P1 (4 bits)
_3 C1	LCD control register L3 (4 bits) LCD control register C1 (4 bits)	P2	Port P2 (4 bits)
	3 ()		
C2	LCD control register C2 (4 bits)	С	Port C (1 bit)
PU0	Pull-up control register PU0 (4 bits)		
PU1	Pull-up control register PU1 (4 bits)	x	Hexadecimal variable
-R0	Port output structure control register FR0 (4 bits)	У	Hexadecimal variable
FR1	Port output structure control register FR1 (4 bits)	z	Hexadecimal variable
FR2	Port output structure control register FR2 (4 bits)	р	Hexadecimal variable
K0	Key-on wakeup control register K0 (4 bits)	n	Hexadecimal constant
K1	Key-on wakeup control register K1 (4 bits)	li	Hexadecimal constant
K2	Key-on wakeup control register K2 (4 bits)	j	Hexadecimal constant
x	Register X (4 bits)	A3A2A1A0	Binary notation of hexadecimal variable A
Y	Register Y (4 bits)		(same for others)
Z	Register Z (2 bits)		
DP	Data pointer (10 bits)	\leftarrow	Direction of data movement
	(It consists of registers X, Y, and Z)	\leftrightarrow	Data exchange between a register and memory
PC	Program counter (14 bits)	?	Decision of state shown before "?"
РСн	High-order 7 bits of program counter	()	Contents of registers and memories
PCL	Low-order 7 bits of program counter	_	Negate, Flag unchanged after executing instruction
SK	Stack register (14 bits X 8)	M(DP)	RAM address pointed by the data pointer
SP	Stack pointer (3 bits)	а	Label indicating address a6 a5 a4 a3 a2 a1 a0
CY	Carry flag	p, a	Label indicating address a6 a5 a4 a3 a2 a1 a0
JPTF	High-order bit reference enable flag		in page p6 p5 p4 p3 p2 p1 p0
RPS	Prescaler reload register (8 bits)	ç	Hex. C + Hex. number x
R1	Timer 1 reload register (8 bits)	+ x	
R3	Timer 3 reload register (8 bits)	Î.	
R2L	Timer 2 reload register (8 bits)		
R2H	Timer 2 reload register (8 bits)		
RLC	Timer LC reload register (4 bits)		

Note : Some instructions of the 4553 Group has the skip function to unexecute the next described instruction. The 4553 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



Froup- ing	Mnemonic	Function	Group- ing	Mnemonic	Function
<u> </u>	ТАВ	$(A) \leftarrow (B)$		XAMI j	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$
	ТВА	$(B) \leftarrow (A)$	RAM to register transfer		$j = 0 \text{ to } 15$ $(Y) \leftarrow (Y) + 1$
	TAY	$(A) \leftarrow (Y)$	egister	TMA j	(M(DP)) ← (A)
	ΤΥΑ	$(Y) \leftarrow (A)$	AM to r		$(X) \leftarrow (X) \in XOR(j)$ j = 0 to 15
L	TEAB	$(E7-E4) \leftarrow (B)$ $(E3-E0) \leftarrow (A)$	<u> </u>	1.4.2	
transfe	TADE			LA n	(A) ← n n = 0 to 15
Register to register transfer	TABE	$(B) \leftarrow (E7-E4)$ $(A) \leftarrow (E3-E0)$		TABP p	(SP) ← (SP) + 1 (SK(SP)) ← (PC)
er to re	TDA	$(DR2-DR0) \leftarrow (A2-A0)$			$(PCH) \leftarrow p (Note)$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ at $(UPTF) = 0$
Regist	TAD	$(A2-A0) \leftarrow (DR2-DR0)$ $(A3) \leftarrow 0$			$(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$
	TAZ	$(A1, A0) \leftarrow (Z1, Z0)$			at (UPTF) = 1 (DR2) ← (0) (DR1, DR0) ← (ROM(PC))9, 8
		$(A_3, A_2) \leftarrow 0$			$ (B) \leftarrow (ROM(PC))_{7-4} (A) \leftarrow (ROM(PC))_{3-0} (PC) \leftarrow (SK(SP)) $
	ТАХ	$(A) \leftarrow (X)$			$(SP) \leftarrow (SP) - 1$
	TASP	$(A_2-A_0) \leftarrow (SP_2-SP_0)$ $(A_3) \leftarrow 0$		АМ	$(A) \leftarrow (A) + (M(DP))$
	LXY x, y	$(X) \leftarrow x x = 0 \text{ to } 15$	ration	AMC	$\begin{array}{l} (A) \leftarrow (A) + (M(DP)) + (CY) \\ (CY) \leftarrow Carry \end{array}$
es		$(Y) \leftarrow y y = 0 \text{ to } 15$	Arithmetic operation	An	(A) ← (A) + n
RAM addresses	LZ z	$(Z) \leftarrow z \ z = 0 \text{ to } 3$	Arithme		n = 0 to 15
RAM a	INY	$(Y) \leftarrow (Y) + 1$		AND	$(A) \leftarrow (A) \text{ AND } (M(DP))$
	DEY	$(Y) \leftarrow (Y) - 1$		OR	(A) ← (A) OR (M(DP))
	TAM j	$(A) \leftarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$		SC	(CY) ← 1
sfer	$(X) \leftarrow (X) EXOR(j)$ j = 0 to 15			RC	$(CY) \leftarrow 0$
er tran:	XAM j	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \end{array}$		SZC	(CY) = 0 ?
regist		j = 0 to 15		СМА	$(A) \leftarrow (\overline{A})$
RAM to register transfer	XAMD j	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \end{array}$		RAR	→CY→A3A2A1A0
<u>ш</u>		j = 0 to 15			

INDEX LIST OF INSTRUCTION FUNCTION

Note: p is 0 to 31 for M34553M4/M4H.

p is 0 to 63 for M34553M8/M8H/G8/G8H.



Group- ing	Mnemonic	Function		Group- ing	Mnemonic	Function
	SB j	$(Mj(DP)) \leftarrow 1$	Ī		DI	$(INTE) \leftarrow 0$
Bit operation	RB j	j = 0 to 3 (Mj(DP)) $\leftarrow 0$ j = 0 to 3			EI SNZO	(INTE) ← 1 V10 = 0: (EXF0) = 1 ? (EXF0) ← 0
B	SZB j	(Mj(DP)) = 0 ? j = 0 to 3		errupt operation	SNZ10	V10 = 1: SNZ0 = NOP
rison tion	SEAM	(A) = (M(DP)) ?				I12 = 0 : (INT) = "L"?
Comparison operation	SEA n	(A) = n ? n = 0 to 15			TAV1	$(A) \leftarrow (V1)$
	Ва	(PCL) ← a6–a0			TV1A	$(V1) \leftarrow (A)$
	BL p, a	(РСн) ← р			TAV2	(A) ← (V2)
Branch operation	DE p, u	$(PCL) \leftarrow a6-a0$			TV2A	(V2) ← (A)
Brand	BLA p	(PCH) ← p (PCL) ← (DR2–DR0, A3–A0)			TAI1	(A) ← (I1)
	D 14				TI1A	(I1) ← (A)
	BM a	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$	-		TPAA	$(PA) \leftarrow (A)$
		(PCH) ← 2 (PCL) ← a6–a0			TAW1	$(A) \leftarrow (W1)$
peration	BML p, a	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$			TW1A	(W1) ← (A)
Subroutine operation		$(SR(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow a6-a0$			TAW2	(A) ← (W2)
Subroi	BMLA p	$(SP) \leftarrow (SP) + 1$			TW2A	(W2) ← (A)
		$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$		u	TAW3	$(A) \leftarrow (W3)$
		$(PCL) \leftarrow (DR2-DR0, A3-A0)$		peratio	TW3A	(W3) ← (A)
	RTI	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$		Timer operation	TAW4	(A) ← (W4)
	RT	$(PC) \leftarrow (SK(SP))$		I	TW4A	(W4) ← (A)
uo		$(SP) \leftarrow (SP) - 1$			TABPS	(B) ← (TPS7–TPS4) (A) ← (TPS3–TPS0)
Return operation	RTS	(PC) ← (SK(SP)) (SP) ← (SP) − 1			TPSAB	$(RPS7-RPS4) \leftarrow (B)$ $(TPS7-TPS4) \leftarrow (B)$ $(RPS3-RPS0) \leftarrow (A)$ $(TPS3-TPS0) \leftarrow (A)$
Note: p is	0 to 31 for M	34553M4/M4H.				(TPS3–TPS0) ← (A)

Note: p is 0 to 31 for M34553M4/M4H.

p is 0 to 63 for M34553M8/M8H/G8/G8H.



Group-	Magmonio	· · · · · · · · · · · · · · · · · · ·			Mnemonic	Eurotion
ing	Mnemonic	Function		ing		Function
	TAB1	(B) ← (T17–T14)			CLD	(D) ← 1
		(A) ← (T13–T10)				
					RD	$(D(Y)) \leftarrow O$
	T1AB	$(R17-R14) \leftarrow (B)$				(Y) = 0 to 7
		$(T17-T14) \leftarrow (B)$			00	
		$(R13-R10) \leftarrow (A)$			SD	$(D(Y)) \leftarrow 1$ (Y) = 0 to 7
		(T13–T10) ← (A)				(1) = 0 t 0 7
	TAB2	(B) ← (T27–T24)			SZD	(D(Y)) = 0?
		$(A) \leftarrow (T23 - T20)$			020	(Y) = 0 to 5
	T2AB	(R27–R24) ← (B)			RCP	$(C) \leftarrow 0$
		(T27−T24) ← (B)				
		(R23–R20) ← (A)			SCP	(C) ← 1
		(T23−T20) ← (A)				
					TAPU0	$(A) \leftarrow (PU0)$
	T2HAB	$(R2H7-R2H4) \leftarrow (B)$		c		
ion	TR1AB	(R2H3–R2H0) ← (A)		Input/Output operation	TPU0A	$(PU0) \leftarrow (A)$
Timer operation		(R17–R14) ← (B)				
do		$(R13-R10) \leftarrow (A)$		ut o	TAPU1	(A) ← (PU1)
mei		$(K^{13}-K^{10}) \leftarrow (A)$		utb	TPU1A	$(PU1) \leftarrow (A)$
⊢	T2R2L	(T27–T24) ← (R2L7–R2L4)		ut/O		
		$(T23-T20) \leftarrow (R2L3-R2L0)$		Inpi	ΤΑΚΟ	(A) ← (K0)
	TLCA	$(LC) \leftarrow (A)$			ткоа	(K0) ← (A)
		$(RLC) \leftarrow (A)$				
					TAK1	(A) ← (K1)
	SNZT1	V12 = 0: (T1F) = 1 ?				
		$(T1F) \leftarrow 0$			TK1A	$(K1) \leftarrow (A)$
		V12 = 1: SNZT1 = NOP			TAK2	
	SNZT2	V13 = 0: (T2F) = 1 ?			IANZ	(A) ← (K2)
	SINZIZ	$(12F) \leftarrow 0$			TK2A	(K2) ← (A)
		V13 = 1: SNZT2 = NOP				
					TFR0A	$(FR0) \leftarrow (A)$
	SNZT3	V20 = 0: (T3F) = 1 ?				
		(T3F) ← 0			TFR1A	$(FR1) \leftarrow (A)$
		V20 = 1: SNZT3 = NOP				
					TFR2A	$(FR2) \leftarrow (A)$
	IAP0	$(A) \leftarrow (P0)$				
_	0.000				CRCK	RC oscillator selected
ttion	OP0A	$(P0) \leftarrow (A)$				
Input/Output operation	IAP1	$(A) \leftarrow (P1)$		u	TAMR	$(A) \leftarrow (MR)$
ut op		(A) ← (P1)		rati	TMRA	$(MR) \leftarrow (A)$
utpu	OP1A	(P1) ← (A)		Clock operation		
It/O				осk	TRGA	$(RG) \leftarrow (A)$
ndu	IAP2	(A) ← (P2)		ŏ		
	OP2A	(P2) ← (A)				

INDEX LIST OF INSTRUCTION FUNCTION (continued)



Group- ing	Mnemonic	Function						
	TAL1	(A) ← (L1)						
	TL1A	(L1) ← (A)						
eration	TL2A	(L2) ← (A)						
LCD operation	TL3A	(L3) ← (A)						
	TC1A $(C1) \leftarrow (A)$							
	TC2A	$(C2) \leftarrow (A)$						
	NOP	$(PC) \leftarrow (PC) + 1$						
	POF	Transition to clock operating mode						
	POF2	Transition to RAM back-up mode						
	EPOF	POF, POF2 instructions valid						
uo	SNZP	(P) = 1 ?						
Other operation	DWDT	Stop of watchdog timer function enabled						
Other	SRST	System reset						
	WRST	(WDF1) = 1 ? (WDF1) ← 0						
	RUPT	$(UPTF) \leftarrow 0$						
	SUPT	(UPTF) ← 1						
	SVDE (Note)	At power down mode, voltage drop detection circuit valid						

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Note: The SVDE instruction can be used only for the H version.



MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

A n (Add n	and accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 1 0 n n n n ₂ 0 6 n ₁₆	1	1	-	Overflow = 0
Operation: AM (Add a Instruction code	$(A) \leftarrow (A) + n$ $n = 0 \text{ to } 15$ Ccumulator and Memory) D9 D0 D0 D0 D0 A 16	Grouping: Description	register A, The contents Skips the overflow as Executes t	value n in and stores s of carry fla next instru s the resul he next in:	the immediate field to s a result in register A. g CY remains unchanged. ction when there is no t of operation. struction when there is t of operation. Skip condition
Operation:	(A) ← (A) + (M(DP))	Grouping: Description	Stores the	contents o result in re	f M(DP) to register A. egister A. The contents ains unchanged.
AMC (Add	accumulator, Memory and Carry)				
Instruction code	D9 D0 0 0 0 0 0 0 1 0 1 1 2 0 0 B 16	Number of words	Number of cycles 1	Flag CY 0/1	Skip condition
Operation:	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$	Grouping: Description		contents of ster A. Sto	f M(DP) and carry flag res the result in regis- :Y.
AND (logic	al AND between accumulator and memory)				
Instruction code	D9 D0 D0 0 1 1 0 0 0 1 8	Number of words	Number of cycles	Flag CY	Skip condition
	<u> </u>	1	1	-	-
Operation:	(A) ← (A) AND (M(DP))	Grouping: Descriptior	tents of r	AND oper egister A	ation between the con- and the contents of he result in register A.



B a (Branch	n to a	add	ress	a)											
Instruction	D9							D0				Number of	Number of	Flag CY	Skip condition
code	0	1	1	a6 a5	a4	a3	a2 a1	ao	1	8	a	words	cycles		
								2		+a	<u> </u>	1	1	-	-
Operation:	(PC	L) ←	a6 to	o a0								Grouping:	Branch ope	eration	
•		,										Description			: Branches to address
													a in the ide		
												Note:	Specify the	e branch a	ddress within the page
													including th	nis instruct	ion.
BL p, a (Bra	anch	n Lo	ng t	o add	ress	a in	page	p)							
Instruction	D9							D0				Number of	Number of	Flag CY	Skip condition
code	0	0	1	1 1	p4	рз	p2 p1	p0	0	E +p	р 16	words	cycles		
												2	2	-	-
	1	0	р5	a6 a5	a4	a3	a2 a1	a0 2	2	+a	a ₁₆	Grouping:	Branch ope		
Operation:	(PC	н) ←	- р									Description			: Branches to address
	(PC	L) ←	a6 t	o ao								Nete	a in page p		
												Note:			553M4/M4H and p is 0 M8H/G8/G8H.
														34333100/	
	nch	Lon	a to	addr	200	(D) i	(A) ir		201						
BLA p (Bra		LUI	ig ic	auur	555	(D) +	(A) II		; P)			Number	Number		Olvin eenditien
	D9		-					Do		г. т	_	Number of words	Number of cycles	Flag CY	Skip condition
code	0	0	0	0 0	1	0	0 0	02	0	1	0 16	2	2	_	_
	1	0	p5	p4 0	0	рз	p2 p1	p0 2	2	р	p 16		_		
	L '	0	P3	P4 0	0	Þ3	p2 p1	p0 2	2		P16	Grouping:	Branch ope	eration	
Operation:	(PC	н) ←	- р									Description			: Branches to address
	$(PCL) \leftarrow (DR_2 - DR_0, A_3 - A_0)$												2 A1 A0)2 specified by		
										registers D and A in page p.					
												Note:	•		553M4/M4H and p is 0
													to 63 for IVI	345531018/	M8H/G8/G8H.
BM a (Bran		nd	Mar	k to ad	dre	ss a	in pag					T			
Instruction	D9				-			Do		<u>г г</u>		Number of words	Number of cycles	Flag CY	Skip condition
code	0	1	0	a6 a5	a4	a 3	a2 a1	a0 2	1	а	a ₁₆	1	1	_	_
												I	I	_	-
Operation:	(SP) ← ((SP)	+ 1								Grouping:	Subroutine	call opera	ation
-)									Description	: Call the s	ubroutine	in page 2 : Calls the
	(PC	н) ←	- 2										subroutine	at addres	s a in page 2.
	(PC	L) ←	a6-a	a 0								Note:			ng from page 2 to an-
															be called with the BM
															arts on page 2.
															the stack because the
													maximum i		routine nesting is 8.



	E INSTRUCTIONS (INDEX BY ALPHABET) Branch and Mark Long to address a in page p)		,		
Instruction		Number of	Number of	Flag CY	Skip condition
code		words	cycles		
		2	2	-	-
	1 0 p5 a6 a5 a4 a3 a2 a1 a0 ₂ 2 ^p _{+a} a ₁₆	Grouping:	Subroutine	call opera	ation
Operation:	$(SP) \leftarrow (SP) + 1$	Description			Calls the subroutine at
	$(SK(SP)) \leftarrow (PC)$		address a		
	(PCH) ← p	Note:			553M4/M4H and p is 0
	(PCL) ← a6–a0				M8H/G8/G8H. [·] the stack because the
					routine nesting is 8.
BMLA p (E	Branch and Mark Long to address (D) + (A) in page	p)			
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 1 0 0 0 0 2 0 3 0 16	2	2	_	
	1 0 p5 p4 0 0 p3 p2 p1 p0 2 2 p p 16	2	2	_	
		Grouping:	Subroutine	e call opera	ation
Operation:	$(SP) \leftarrow (SP) + 1$	Description			Calls the subroutine at
	(SK(SP)) ← (PC) (РСн) ← р		•		Ro A3 A2 A1 A0)2 speci- nd A in page p.
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$	Note:			553M4/M4H and p is 0
					M8H/G8/G8H.
					the stack because the routine nesting is 8.
			maximum		
CLD (CLea		Number of	Number of	Flag CY	Clein condition
code	D9 D0 0 0 0 0 1 0 0 1 0 0 1 1 1 10	words	cycles	Flag C f	Skip condition
	0 0 0 0 1 0 0 1 2 0 1 16	1	1	-	_
Operation:	(D) ← 1	0			
operation.		Grouping: Input/Output operation Description: Sets (1) to port D.			
CMA (Colv	Iplement of Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 1 0 0 0 1 C 16	words	cycles		
		1	1	-	-
Operation:	$(A) \leftarrow \overline{(A)}$	Grouping:	Arithmetic	operation	
		Description			mplement for register
			A's conten	ts in regist	er A.

MACHINE INSTRUCTIONS (INDEX DV ALDUADET) (... • •



CRCK (Clo	ck select: Rc oscillation ClocK)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 1 0 0 1 1 0 1 1 <u>2</u> 2 9 B ₁₆	1	1	_	_
Operation:	RC oscillation circuit selected	Grouping:	Clock cont	rol operati	
operation.					llation circuit for main
			clock f(XIN)).	
DEY (DEcr	ement register Y)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	(Y) = 15
Operation:	$(Y) \leftarrow (Y) - 1$	Grouping:	RAM addre		
		Description			contents of register Y.
					action, when the con- 15, the next instruction
				-	e contents of register Y
					struction is executed.
DI (Disable	Interrupt)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	$ \begin{tabular}{c c c c c c c c c c c c c c c c c c c $	words 1	cycles 1	-	
Operation:	$(INTE) \leftarrow 0$	Grouping:	Interrupt co		
		Description	disables th		t enable flag INTE, and
		Note:			by executing the DI in-
			struction a	fter execut	ing 1 machine cycle.
DWDT (Dis	able WatchDog Timer)				
Instruction code	D9 D0 1 0 1 0 0 1 1 0 0 2 9 C	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	Grouping: Other operation Description: Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.				



EI (Enable	Interrupt)							
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition			
code	0 0 0 0 0 0 0 0 1 0 1 2 0 0 5 16	1	1	-	-			
Operation:	$(INTE) \leftarrow 1$	Grouping:	Interrupt co	ontrol oper	ation			
•••••	() 、 .		Description: Sets (1) to interrupt enable flag INTE, and					
			enables th	•				
		Note: Interrupt is enabled by executing the EI in-						
			struction a	fter execut	ing 1 machine cycle.			
EPOF (Ena	able POF instruction)		-					
Instruction		Number of words	Number of cycles	Flag CY	Skip condition			
code	0 0 0 1 0 1 1 0 1 1 ₂ 0 5 B ₁₆	1	1	_				
			I		_			
Operation:	POF instruction, POF2 instruction valid	Grouping:	Other ope					
		Description			e after POF instruction			
		or POF2 instruction valid by executing the EPOF instruction.						
				ruotion.				
	t Accumulator from port P0)							
Instruction		Number of words	Number of cycles	Flag CY	Skip condition			
code	1 0 0 1 1 0 0 0 0 0 2 2 6 0 16	1	1	_	_			
]			
Operation:	$(A) \leftarrow (P0)$	Grouping:	Input/Outp					
		Description: Transfers the input of port P0 to register A.						
IAP1 (Inpu Instruction	t Accumulator from port P1)	Number of	Number of	Flag CY	Skip condition			
code	D9 D0 1 1 0 0 0 1 2 6 1	words	cycles	Flag C f	Skip condition			
	1 0 0 1 1 0 0 0 0 0 1 ₂ 2 6 1 ₁₆	1	1	-	_			
Operation:	$(A) \leftarrow (P1)$	Grouping:	Input/Outp		on f port P1 to register A.			
		Description	I. HANSIE/S	ine input o	i pon r i lo register A.			
		1						



$\begin{array}{ c c c c c c } \hline \textbf{Ny} & \textbf{(INcrement register Y)} \\ \hline \textbf{Instruction} & Ds & Do \\ \hline \textbf{code} & \hline 0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 \\ \hline \textbf{0} & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 \\ \hline \textbf{2} & 0 & 1 & 3 \\ \hline \textbf{2} & 0 & 1 & 3 \\ \hline \textbf{2} & 0 & 1 & 3 \\ \hline \textbf{2} & 0 & 1 & 3 \\ \hline \textbf{2} & 0 & 1 & 3 \\ \hline \textbf{2} & 0 & 1 & 3 \\ \hline \textbf{2} & 0 & 1 & 3 \\ \hline \textbf{2} & 0 & 1 & 3 \\ \hline \textbf{2} & 0 & 1 & 3 \\ \hline \textbf{2} & 0 & 1 & 3 \\ \hline \textbf{2} & 0 & 1 & 3 \\ \hline \textbf{2} & 1 & 1 & - \\ \hline \textbf{1} & \textbf{1} & \textbf{1} & - \\ \hline \textbf{1} & \textbf{1} & \textbf{1} & \textbf{1} \\ \hline \textbf{1} & \textbf{1} & $	IAP2 (Input	Accumulator from port P2)					
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Instruction	D9 D0			Flag CY	Skip condition	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	code		words	cycles			
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$			1	1	-	-	
$\begin{array}{ c $	Operation:	$(A) \leftarrow (P2)$	Grouping:	Input/Outp	ut operatio)n	
Instruction codeD0 0D0 0D0 0Number of 1Number of voicesFlag CY voicesSkip conditionOperation:(Y) ← (Y) + 1Grouping: adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.LA n (Load n in Accumulator)D0 0011-Continuous descriptionInstruction codeD9 0D0 0011-Continuous descriptionOperation: code(A) ← n n = 0 to 15D0 0T1-Continuous descriptionOperation: code(A) ← n n = 0 to 15D0 0TT-Continuous descriptionLXY x, y (Load register X and Y with x and y)D0 111-Continuously code and excuted, only the first LA in- struction is executed and other LA instruction is executed and oth	-						
Instruction codeD0 0D0 0D0 0Number of 1Number of voicesFlag CY voicesSkip conditionOperation:(Y) ← (Y) + 1Grouping: adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.LA n (Load n in Accumulator)D0 0011-Continuous descriptionInstruction codeD9 0D0 0011-Continuous descriptionOperation: code(A) ← n n = 0 to 15D0 0T1-Continuous descriptionOperation: code(A) ← n n = 0 to 15D0 0TT-Continuous descriptionLXY x, y (Load register X and Y with x and y)D0 111-Continuously code and excuted, only the first LA in- struction is executed and other LA instruction is executed and oth							
Instruction codeD0 0D0 0D0 0Number of 1Number of voicesFlag CY voicesSkip conditionOperation:(Y) ← (Y) + 1Grouping: adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.LA n (Load n in Accumulator)D0 0011-Continuous descriptionInstruction codeD9 0D0 0011-Continuous descriptionOperation: code(A) ← n n = 0 to 15D0 0T1-Continuous descriptionOperation: code(A) ← n n = 0 to 15D0 0TT-Continuous descriptionLXY x, y (Load register X and Y with x and y)D0 111-Continuously code and excuted, only the first LA in- struction is executed and other LA instruction is executed and oth	INY (INcrer	nent register Y)					
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Instruction	D9 D0			Flag CY	Skip condition	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Code	0 0 0 0 1 0 0 1 1 2 0 1 3 16	1	1	-	(Y) = 0	
	Operation:	$(Y) \leftarrow (Y) + 1$	Grouping:	RAM addre	esses		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			Description	: Adds 1 to t	he content	ts of register Y. As a re-	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			sult of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is				
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$							
$ \begin{array}{ c c c c c c } \hline LA n (Load n in Accumulator) \\ \hline Instruction & D_9 & D_0 & D_0 & 0 & 1 & 1 & 1 & n & n & n & n \\ \hline code & 0 & 0 & 1 & 1 & 1 & n & n & n & n \\ \hline 0 & 0 & 0 & 1 & 1 & 1 & n & n & n & n \\ \hline 0 & 0 & 0 & 1 & 1 & 1 & n & n & n & n \\ \hline 0 & 0 & 0 & 1 & 1 & 1 & n & n & n & n \\ \hline 0 & 0 & 0 & 1 & 1 & 1 & n & n & n & n \\ \hline 0 & 0 & 0 & 1 & 1 & 1 & n & n & n & n \\ \hline 0 & 0 & 0 & 1 & 1 & 1 & n & n & n & n \\ \hline 0 & 0 & 0 & 1 & 1 & 1 & n & n & n & n \\ \hline 0 & 0 & 0 & 1 & 1 & 1 & n & n & n & n \\ \hline 0 & 0 & 0 & 1 & 1 & 1 & n & n & n & n \\ \hline 0 & 0 & 0 & 1 & 1 & 1 & n & n & n & n \\ \hline 0 & 0 & 0 & 0 & 1 & 1 & 1 & n & n & n & n \\ \hline 0 & 0 & 0 & 1 & 1 & 1 & n & n & n & n \\ \hline 0 & 0 & 0 & 1 & 1 & 0 & 0 \\ \hline 0 & 0 & 0 & 1 & 1 & 0 & 0 \\ \hline 0 & 0 & 0 & 1 & 1 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 1 & 1 & 1 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0$							
Instruction codeDe 0De 0De 0Number of vordsNumber of cyclesFlag CY 							
Instruction codeDe 0De 0De 0Number of vordsNumber of cyclesFlag CY cyclesSkip conditionOperation: n = 0 to 15(A) \leftarrow n n = 0 to 15(A) \leftarrow n n = 0 to 15Grouping: Arithmetic operationArithmetic operationDescription: Description:Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA in- struction is executed and other LA instructions coded continuously are skipped.LXY x, y (Load register X and Y with x and y)De De 1Number of y y = 0 to 15Number of to 15Flag CY Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA in- struction is executed and other LA instructions coded continuously are skipped.De codeDe 11x3x2x1x0y3y2y1y0y1fead to y2Skip conditionOperation: (Y) \leftarrow y y = 0 to 15De (Y) \leftarrow y y = 0 to 15Grouping: CodeRAM addresses Tescription:Continuous description:Continuous descriptionOperation: (Y) \leftarrow y y = 0 to 15Continuous (Y) \leftarrow y y = 0 to 15Description: (H) \leftarrow y y = 0 to 15Continue (Y) \leftarrow y y = 0 to 15Continue (Y) \leftarrow y y = 0 to 15Continue (Y) \leftarrow y y = 0 to 15Description: (H) \leftarrow Y y = 0 to 15Continue (Y) \leftarrow Y y = 0 to 15<							
Instruction codeDe 0De 0De 0Number of vordsNumber of cyclesFlag CY cyclesSkip conditionOperation: n = 0 to 15(A) \leftarrow n n = 0 to 15(A) \leftarrow n n = 0 to 15Grouping: Arithmetic operationArithmetic operationDescription: Description:Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA in- struction is executed and other LA instructions coded continuously are skipped.LXY x, y (Load register X and Y with x and y)De De 1Number of y y = 0 to 15Number of to 15Flag CY Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA in- struction is executed and other LA instructions coded continuously are skipped.De codeDe 11x3x2x1x0y3y2y1y0y1fead to y2Skip conditionOperation: (Y) \leftarrow y y = 0 to 15De (Y) \leftarrow y y = 0 to 15Grouping: CodeRAM addresses Tescription:Continuous description:Continuous descriptionOperation: (Y) \leftarrow y y = 0 to 15Continuous (Y) \leftarrow y y = 0 to 15Description: (H) \leftarrow y y = 0 to 15Continue (Y) \leftarrow y y = 0 to 15Continue (Y) \leftarrow y y = 0 to 15Continue (Y) \leftarrow y y = 0 to 15Description: (H) \leftarrow Y y = 0 to 15Continue (Y) \leftarrow Y y = 0 to 15<	LA n (Load	n in Accumulator)	1				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		· ·	Number of	Number of	Flag CY	Skip condition	
Operation:(A) \leftarrow n n = 0 to 15Grouping:Arithmetic operation Grouping: Arithmetic operation Description: Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA in- struction is executed and other LA instructions coded continuously are skipped. LXY x, y (Load register X and Y with x and y)InstructionD9Code11 <t< td=""><td>code</td><td>0 0 0 1 1 1 n n n n n n n n n</td><td></td><td></td><td></td><td></td></t<>	code	0 0 0 1 1 1 n n n n n n n n n					
$ \begin{array}{c} \mathbf{n} = 0 \text{ to } 15 \\ \hline \mathbf{pescription:} \text{Loads the value n in the immediate field to} \\ \hline \mathbf{register A.} \\ \hline \text{When the LA instructions are continuously} \\ \hline \text{coded and executed, only the first LA instruction is executed and other LA} \\ \hline \text{instruction is executed and other LA} \\ \hline \text{instruction scoded continuously are} \\ \hline \textbf{skipped.} \\ \hline \textbf{LXY x, y (Load register X and Y with x and y)} \\ \hline \textbf{Instruction} \\ \hline \textbf{D9} \\ \hline \textbf{1} \\ \hline \textbf{1} \\ \textbf{1} $			1	1	-		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Operation:	$(A) \gets n$	Grouping: Arithmetic operation				
$\begin{array}{c} \text{When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped. \\ \hline \textbf{LXY x, y (Load register X and Y with x and y)} \\ \hline \textbf{Instruction} & D^9 & D^0 & \text{Number of science} \\ \hline \hline 1 & 1 & x_3 & x_2 & x_1 & x_0 & y_3 & y_2 & y_1 & y_0 \\ \hline 1 & 1 & x_3 & x_2 & x_1 & x_0 & y_3 & y_2 & y_1 & y_0 \\ \hline \textbf{Operation:} & (X) \leftarrow x x = 0 \text{ to } 15 & \text{Skip condition} \\ \hline \textbf{(Y)} \leftarrow y & y = 0 \text{ to } 15 & \text{Grouping: RAM addresses} \\ \hline Description: Loads the value x in the immediate field to register X, and the value y in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instruction is executed and other LXY instructions coded continu-$		n = 0 to 15	Description		value n in	the immediate field to	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$				•	I A instruc	tiona ara continuqualy	
$\begin{array}{c c} \mbox{LXY x, y (Load register X and Y with x and y)} \\ \hline \mbox{Instruction} & D_9 & D_0 & \\ \hline \mbox{I 1 1 x3 x2 x1 x0 y3 y2 y1 y0}_2 & 3 x y \\ \hline \mbox{I 1 1 x3 x2 x1 x0 y3 y2 y1 y0}_2 & 3 x y \\ \hline \mbox{I 1 1 1 x3 x2 x1 x0 y3 y2 y1 y0}_2 & \hline \mbox{I 1 1 1 } \\ \hline \mbox{I 1 1 1 } \\ \hline \mbox{I 1 1 x3 x2 x1 x0 y3 y2 y1 y0}_2 & \hline \mbox{I 1 1 1 } \\ \hline \mbox{I 1 1 x3 x2 x1 x0 y3 y2 y1 y0}_2 & \hline \mbox{I 1 1 1 } \\ \hline \mbox{I 1 1 1 1 } \\ \hline \mbox{I 1 1 1 1 1 } \\ \hline \mbox{I 1 1 1 1 1 } \\ \hline \mbox{I 1 1 1 1 1 } \\ \hline \mbox{I 1 1 1 1 1 } \\ \hline \mbox{I 1 1 1 1 1 } \\ \hline \mbox{I 1 1 1 1 1 } \\ \hline \mbox{I 1 1 1 1 1 } \\ \hline \mbox{I 1 1 1 1 1 } \\ \hline \mbox{I 1 1 1 1 1 } \\ \hline \mbox{I 1 1 1 1 1 } \\ \hline \mbox{I 1 1 1 1 1 } \\ \hline \mbox{I 1 1 1 1 1 1 } \\ \hline \mbox{I 1 1 1 1 1 } \\ \hline \mbox{I 1 1 1 1 1 1 } \\ \hline \mbox{I 1 1 1 1 1 1 } \\ \hline \mbox{I 1 1 1 1 1 1 } \\ \hline \mbox{I 1 1 1 1 1 1 } \\ \hline \mbox{I 1 1 1 1 1 1 1 1 } \\ \hline I 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1$						-	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						•	
LXY x, y (Load register X and Y with x and y)Instruction codeD9D0 1Number of vordsNumber of cyclesFlag CYSkip condition $(x) \leftarrow x x = 0$ to 15 $(x) \leftarrow x x = 0$ to 15 $(x) \leftarrow x x = 0$ to 15 $(x) \leftarrow y y = 0$ to 15Grouping: Description:RAM addressesDescription:(Y) $\leftarrow y y = 0$ to 15				instructio	ns code	d continuously are	
Instruction codeD9D0 1Number of wordsNumber of cyclesFlag CYSkip condition11x3x2x1x0y3y2y1y023xy1111-Continuous descriptionOperation:(X) \leftarrow x x = 0 to 15 (Y) \leftarrow y y = 0 to 15Grouping:RAM addressesDescription:Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instruc- tions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continu-				skipped.			
code11x3x2x1x0y3y2y1y023xy16 \hline wordscycles \hline Operation:(X) \leftarrow x x = 0 to 15(Y) \leftarrow y y = 0 to 15Grouping: RAM addressesDescription: Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instruction is executed, only the first LXY instruction is executed and other LXY instructions coded continu-	LXY x, y (L	oad register X and Y with x and y)					
Image: Intermediate interme	Instruction				Flag CY	Skip condition	
Operation: $(X) \leftarrow x \ x = 0 \ to \ 15$ Grouping:RAM addresses $(Y) \leftarrow y \ y = 0 \ to \ 15$ Description:Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continu-		1 1 X3 X2 X1 X0 Y3 Y2 Y1 Y0 2 5 X Y 16	1	1	-		
(Y) ← y y = 0 to 15 Description: Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continu-	Operation:	$(X) \leftarrow x x = 0 \text{ to } 15$	Grouping:	RAM addr	esses	ŀ	
field to register Y. When the LXY instruc- tions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continu-		$(Y) \leftarrow y \ y = 0 \ to \ 15$		1: Loads the	value x in	the immediate field to	
tions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continu-				-			
only the first LXY instruction is executed and other LXY instructions coded continu-			tions are continuously coded and				
and other LXY instructions coded continu-							
				•			



LZ z (Load	register Z with z)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 0 1 0 z1 z0 2 0 4 8 +z 16	words 1	cycles 1	_	_
Operation:	$(Z) \leftarrow z \ z = 0 \text{ to } 3$	Grouping:	RAM addr		
operation.	(L) ~ L Z = 0 10 3				the immediate field to
NOP (No C	Peration				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(PC) ← (PC) + 1	Grouping: Descriptior		tion; Adds	1 to program counter nain unchanged.
	put port P0 from Accumulator)		1		
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 0 0 0 0 <u>0</u> 2 2 0 ₁₆	1	1	-	_
Operation:	(P0) ← (A)	Grouping: Descriptior	Input/Outp : Outputs th P0.		on s of register A to port
OP1A (Out	put port P1 from Accumulator)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(P1) ← (A)	Grouping: Descriptior	Input/Outp : Outputs th P1.		on s of register A to port



OP2A (Out	put	port	P2 ⁻	from <i>i</i>	Accu	umula	tor)											
Instruction	D9							[D0					Number of	Number of	Flag CY	Skip condition	
code	1	0	0	0 1	0	0	0 1		0 2	2	2	2	16	words	cycles 1			
														I	I		-	
Operation:	(P2	2) ←	(A)											Grouping:	Input/Outp	ut operatio	n	
														Description	: Outputs th P2.	ne content	s of register A to port	
OR (logical	OF	bet	wee	en acc	umi	ulator	and	m	emo	ory)								
Instruction code							Number of words	Number of cycles	Flag CY	Skip condition								
				0 0				,	<u></u> 2			0	16	1	1	-	-	
Operation:	(A)	\leftarrow (A) OR	(M(DF	?))									Grouping:	Arithmetic	operation		
														Description	tents of r	egister A	tion between the con- and the contents of e result in register A.	
POF (Pow	er C	PFf)																
Instruction code	D9 D0 D0 0 0 0 0 1 0 0 0 2 16			Number of words	Number of cycles	Flag CY	Skip condition											
	0	0	0	0 0					2	0	0	2	16	1	1	-	-	
Operation:	Tra	nsitic	n to	clock c	perat	ting m	ode							Grouping: Other operation				
	Transition to clock operating mode					Description: Puts the system in clock operating mode by executing the POF2 instruction after executing the EPOF instruction. Note: If the EPOF instruction is not executed before executing this instruction, this instruction is equivalent to the NOP instruction.												
POF2 (Pov	ver (DFf2	2)															
Instruction	D9	1	<u>г т</u>					_	Do				1	Number of words	Number of cycles	Flag CY	Skip condition	
code	0	0	0	0 0	0	1	0 0)	02	0	0	8	16	1	1	-	_	
Operation:	Tra					Grouping: Other operation Description: Puts the system in RAM back-up state b executing the POF2 instruction after executing the EPOF instruction. Note: If the EPOF instruction is not executed befor executing this instruction, this instruction i equivalent to the NOP instruction.												



RAR (Rota	te Accumulator Right)					
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 0 0 0 1 1 1 0 1 2 0 1 D ₁₆	1	1	0/1	_	
Operation:	⊢→CY]→A3A2A1A0	Grouping:	Arithmetic	operation		
			: Rotates 1	bit of the c	ontents of register A in- of carry flag CY to the	
RB j (Rese	et Bit)					
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	-	
Operation:	$(Mj(DP)) \leftarrow 0$	Grouping:	Bit operati	on		
	j = 0 to 3	Description: Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).				
RC (Reset	Carry flag)					
RC (Reset C Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	0	_	
Operation:	$(CY) \leftarrow 0$	Grouping: Arithmetic operation Description: Clears (0) to carry flag CY.				
					9 0 1.	
RCP (Rese		Number of	Number of		Ohin aanditian	
Instruction code	D9 D0 1 0 1 0 0 0 1 1 0 0 2 8 C	Number of words	cycles	Flag CY	Skip condition	
	2 16	1	1	0	-	
Operation:	$(C) \leftarrow 0$	Grouping:	Input/Outp	ut operatio	n	
		Description	: Clears (0)	to carry fla	g CY.	



RD (Reset	port D specified by register Y)					
Instruction code	D9 D0 0 0 0 0 0 1 0 1 0 0 0 1 4 (1)	Number of words	Number of cycles	Flag CY	Skip condition	
	2 16	1	1	-	-	
Operation:	$(D(Y)) \gets 0$	Grouping:	Input/Outp			
	However,	Description	1: Clears (0) ister Y.	to a bit of	port D specified by reg-	
	(Y) = 0 to 7					
RT (ReTuri	n from subroutine)					
Instruction code	D9 D0 0 0 0 1 0 0 1 0 0 0 1 0 0 0 4 4 (1)	Number of words	Number of cycles	Flag CY	Skip condition	
	2 16	1	2	-	-	
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope	eration		
	$(SP) \leftarrow (SP) - 1$	Description: Returns from subroutine to the routine called the subroutine.				
RTI (ReTur	n from Interrupt)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 1 0 0 1 1 0 2 0 4 6 16	words 1	cycles 1	-	_	
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope	eration		
	$(SP) \leftarrow (SP) - 1$				upt service routine to	
		main routine.				
					of data pointer (X, Y, Z), s, NOP mode status by	
					iption of the LA/LXY in-	
					and register B to the	
			states just	before inte	errupt.	
	Irn from subroutine and Skip)			1		
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition	
		1	2	-	Skip at uncondition	
Operation:	$(PC) \gets (SK(SP))$	Grouping:	Return ope			
	(SP) ← (SP) – 1	Description: Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.				



RUPT (Res	set UPTF flag)					
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 0 1 0 1 1 0 0 0 0 1 0 5 8 16	1	1	-	-	
Operation:	$(UPTF) \leftarrow 0$	Grouping:	Other oper	ration		
		Description		to the hig	h-order bit reference	
SB j (Set B	it)					
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	1	-	-	
Operation:	$(Mj(DP)) \leftarrow 1$	Grouping:	Bit operati	on		
	j = 0 to 3				of bit j (bit specified by ediate field) of M(DP).	
SC (Set Ca	rry flag)					
Instruction		Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 0 0 0 0 0 1 1 1 2 0 0 7 16	1	1	1	_	
Operation:	(CY) ← 1	Grouping: Arithmetic operation				
		Description	i: Sets (1) to	carry flag	CY.	
SCP (Set P	Port C)					
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition	
code	1 0 1 0 0 0 1 1 0 1 2 2 8 D 16	1	1	-	_	
Operation:	(C) ← 1	Grouping:	Input/Outp	ut operatio	n	
		Description	: Sets (1) to	port C.		



SD (Set po	rt D specified by register Y)					
Instruction code	D9 D0 0 0 0 0 0 1 0 1 0 1 2 0 1 5 16	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	-	
Operation:	$(D(Y)) \leftarrow 1$	Grouping:	Input/Outp	ut operatio	on	
-	(Y) = 0 to 7	Description	: Sets (1) to	a bit of po	ort D specified by regis-	
			ter Y.			
SEA n (Sk	ip Equal, Accumulator with immediate data n)	•				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 1 0 0 1 0 1 0 2 5	words	cycles		-	
		2	2	-	(A) = n	
	0 0 0 1 1 1 n n n ₂ 0 7 n ₁₆	Grouping:	Compariso		n = 0 to 15	
Operation:	(A) = n ?	Description			ruction when the con-	
operation	n = 0 to 15		•		equal to the value n in	
			the immed	liate field.		
					struction when the con-	
				-	not equal to the value n	
			in the imm	iediate fiel	a.	
	ip Equal, Accumulator with Memory)	Ni wali an af	Number			
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	(A) = (M(DP))	
Operation:	(A) = (M(DP)) ?	Grouping: Comparison operation				
		Description: Skips the next instruction when the con-				
				gister A is	equal to the contents of	
			M(DP). Executes t	the next in	struction when the con-	
					is not equal to the	
			contents o	of M(DP).		
SNZO (Ski	p if Non Zero condition of external 0 interrupt reques	l st flag)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles	1.09.01		
	0 0 0 0 1 1 1 0 0 0 2 0 0 1 16	1	1	-	V10 = 0: (EXF0) = 1	
Operation:	V10 = 0: (EXF0) = 1 ?	Grouping:	Interrupt o	peration		
	$(EXF0) \leftarrow 0$	Description			ars (0) to the EXF0 flag	
	V10 = 1: SNZ0 = NOP	and skips the next instruction when external				
	(V10 : bit 0 of the interrupt control register V1)			•	lag EXF0 is "1." When	
			the EXF0 struction.	flag is "0,'	' executes the next in-	

Rev.3.02 Dec 22, 2006 page 90 of 142 REJ03B0024-0302



When V10 = 1: This instruction is equiva-

lent to the NOP instruction.

SNZIO (Skip	if Non Zero condition of external 0 Interrupt input	oin)			
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 1 1 0 1 0 ₂ 0 3 A ₁₆	1	1	-	I12 = 0 : (INT) = "L" I12 = 1 : (INT) = "H"
Operation: SNZP (Skip Instruction code Operation:	I12 = 0 : (INT) = "L"? $I12 = 1 : (INT) = "H"?$ $(I12 : bit 2 of the interrupt control register I1)$ $II12 : bit 2 of the interrupt control register I1)$ $II12 : bit 2 of the interrupt control register I1)$ $II12 : bit 2 of the interrupt control register I1)$ $II12 : bit 2 of the interrupt control register I1)$ $II12 : bit 2 of the interrupt control register I1)$ $II12 : bit 2 of the interrupt control register I1)$ $II12 : bit 2 of the interrupt control register I1)$ $II12 : bit 2 of the interrupt control register I1)$ $II12 : bit 2 of the interrupt control register I1)$ $II12 : bit 2 of the interrupt control register I1)$ $II12 : bit 2 of the interrupt control register I1)$ $II12 : bit 2 of the interrupt control register I1)$ $II12 : bit 2 of the interrupt control register I1)$ $II12 : bit 2 of the interrupt control register I1)$	Grouping: Description	when the I the next in pin is "H." When I12 when the I the next in pin is "L." Number of cycles 1 Other oper	= 0 : Skip evel of IN sstruction = 1 : Skip evel of IN sstruction Flag CY - ation	s the next instruction T pin is "L." Executes when the level of INT is the next instruction T pin is "H." Executes when the level of INT Skip condition (P) = 1
SNZT1 (Ski	p if Non Zero condition of Timer 1 interrupt request	Description: Skips the next instruction when the P flag i "1". After skipping, the P flag remains un changed. Executes the next instruction when the I flag is "0."			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 0 0 0 0 0 0 2 2 8 0 16	words 1	cycles 1	_	V12 = 0: (T1F) = 1
Operation:	V12 = 0: (T1F) = 1 ? (T1F) \leftarrow 0 V12 = 1: SNZT1 = NOP (V12 = bit 2 of interrupt control register V1)	Grouping: Timer operation Description: When V12 = 0 : Clears (0) to the T1F fl and skips the next instruction when time interrupt request flag T1F is "1." When f T1F flag is "0," executes the next instru- tion. When V12 = 1 : This instruction is equiv- lent to the NOP instruction.			struction when timer 1 g T1F is "1." When the cutes the next instruc- s instruction is equiva-
SNZT2 (Sk	p if Non Zero condition of Timer 2 interrupt request	flag)			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 1 0 0 0 0 0 1 2 2 8 1 1 0 1 0 0 0 0 0 1 2 2 8 1 1 1 0 1 0 0 0 0 1 2 2 8 1 1 </th <th>1</th> <th>1</th> <th>_</th> <th>V13 = 0: (T2F) = 1</th>	1	1	_	V13 = 0: (T2F) = 1
Operation:	V13 = 0: (T2F) = 1 ? (T2F) \leftarrow 0 V13 = 1: SNZT2 = NOP (V13 = bit 3 of interrupt control register V1)	Grouping: Descriptior	and skips interrupt re T2F flag is tion.	s = 0 : Cle the next in equest flag s "0," exec s = 1 : This	ars (0) to the T2F flag istruction when timer 2 g T2F is "1." When the cutes the next instruc- s instruction is equiva- uction.



SNZT3 (Sk	ip if Non Zero condition of Timer 3 interrupt request	flag)			
Instruction code	D9 D0 1 0 1 0 0 0 0 0 1 0 2 8 2 40	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	V20 = 0: (T3F) = 1
Operation:	V20 = 0: (T3F) = 1 ? (T3F) \leftarrow 0 V20 = 1: SNZT3 = NOP (V20 = bit 0 of interrupt control register V2)	Grouping: Description	and skips interrupt re T3F flag is tion.	= 0 : Clea the next in equest flag s "0," exec = 1 : This	ars (0) to the T3F flag struction when timer 3 g T3F is "1." When the cutes the next instruc- s instruction is equiva- uction.
SRST (Sys	tem ReSeT)				
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	System reset occurrence	Grouping:	Other oper : System res		
SUPT (Set					
Instruction		Number of	Number of	Flag CY	Skip condition
code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	words	cycles		
Operation:	(UPTF) ← 1	Grouping:	Other oper		
		Description			er bit reference enable
SVDE (Se	Voltage Detector Enable flag)	•			
Instruction code	D9 D0 1 0 1 0 0 1 0 0 1 1 2 9 3 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	Voltage drop detection circuit valid at powerdown mode.	Grouping: Description Note: This in	powerdow RAM back	rop detec n mode (a -up mode)	tion circuit is valid at clock operating mode, only for H version.



SZB j (Skip	o if Zero, Bit)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 0 j j ₂ 0 2 j ₁₆	words 1	cycles 1	_	(Mj(DP)) = 0
		<u> </u>			j = 0 to 3
Operation:	(Mj(DP)) = 0 ? j = 0 to 3	Grouping: Description	Bit operation		uction when the con-
] = 0 10 3	Description	•		cified by the value j in
					of M(DP) is "0."
				,	struction when the con-
			tents of bit		
) - ()	
	if Zero, Carry flag)	I			
Instruction		Number of	Number of	Flag CY	Skip condition
code	$\begin{bmatrix} 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 1 & 1 \\ \end{bmatrix}_{2} \begin{bmatrix} 0 & 2 & F \end{bmatrix}_{16}$	words	cycles		(0) ()
		1	1	-	(CY) = 0
Operation:	(CY) = 0 ?	Grouping:	Arithmetic	operation	
		Description	n: Skips the	next inst	ruction when the con-
			tents of ca	rry flag C۱	′ is "0."
				ping, the	CY flag remains un-
			changed.		
					struction when the con-
			tents of th	e CY flag i	s "1."
SZD (Skip	if Zero, port D specified by register Y)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 1 0 0 1 0 0 2 0 2 4	words	cycles		
		2	2	-	(D(Y)) = 0 (Y) = 0 to 7
	0 0 0 0 1 0 1 0 1 1 <u>2</u> 0 2 B ₁₆				(1)
Operation:	(D(Y)) = 0 ?	Grouping:	Input/Outp		
-	(Y) = 0 to 7	Description			ction when a bit of port
			•		er Y is "0." Executes the the bit is "1."
		Note:	(Y) = 0 to 5		
			()		nstruction if values ex-
			cept above	e are set to	register Y.
Τ1ΔΒ (Tra	nsfer data to timer 1 and register R1 from Accumula	tor and rec	nister B)		
Instruction		Number of	Number of	Flag CY	Skip condition
code		words	cycles	Ū	-
		1	1	-	_
Operation:	(T17−T14) ← (B)	Grouping:	Timer ope	ration	
Operation.	$(R17-R14) \leftarrow (B)$	Description			nts of register B to the
	$(T13-T10) \leftarrow (A)$				timer 1 and timer 1 re-
	$(R13-R10) \leftarrow (A)$		-		ansfers the contents of
		register A to the low-order 4 bits of timer 1			
			and timer	1 reload re	egister R1.



MACHINE	INSTRUCTIONS	(INDEX	ΒY	ALPHABET)	(continued)
		(···/	(

T2AB (Trai	nsfer data to timer 2 and register R2L from Accumul	ator and re	gister B)		
Instruction code	D9 D0 1 0 0 1 1 0 0 0 1 2 3 1	Number of words	Number of cycles	Flag CY	Skip condition
	<u> </u>	1	1	-	-
Operation:	$(R2L7-R2L4) \leftarrow (B)$ (T27-T24) $\leftarrow (B)$ (R2L3-R2L0) $\leftarrow (A)$ (T23-T20) $\leftarrow (A)$	Grouping: Description	high-order load registe	the conten 4 bits of t er R2L. Tra to the low-	ts of register B to the imer 2 and timer 2 re- ansfers the contents of order 4 bits of timer 2 gister R2L.
	ansfer data to register R2H from Accumulator and r	agistor P)			
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
	1 0 1 0 0 1 0 1 0 0 2 2 3 4 16	1	1	-	_
Operation:	$(R2H7-R2H4) \leftarrow (B)$	Grouping:	Timer oper		
	(R2H3–R2H0) ← (A)	Description	high-order load registe register A	4 bits of t er R2H. Tra to the low-	its of register B to the imer 2 and timer 2 re- ansfers the contents of order 4 bits of timer 2 gister R2H.
T2R2L (Tra	ansfer data to timer 2 from register R2L)		1		
Instruction code	D9 D0 1 0 1 0 0 1 0 1 0 1 2 2 9 5 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(T27–T20) ← (R2L7–R2L0)	Grouping: Descriptior	Timer open Transfers R2L to time	the conte	nts of reload register
TAB (Trans	sfer data to Accumulator from register B)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(A) ← (B)	Grouping: Description	Register to Transfers t ister A.		ansfer ts of register B to reg-



TAB1 (Trar	nsfer o	lata t	o Ac	ccun	nula	ator	and	reg	giste	r B fi	rom	timer	1)						
Instruction	D9								D0				Number of	Number of	Flag CY	Skip condition			
code	1	0 0	1	1	1	0	0	0	0	2	7	0	words	cycles					
			_						2			16	1	1	-	-			
	(D)	(74-	T 4 .1										<u> </u>						
Operation: (B) \leftarrow (T17–T14) (A) \leftarrow (T13–T10)										Grouping: Timer operation									
	(A) ←	• (113-	-110)	,									Description		-	rder 4 bits (T17–T14) of			
														timer 1 to	-	der 4 bits (T13–T10) of			
														timer 1 to					
															regioter / t.				
TAB2 (Trar	ofor	lata (nula	ator	and	ro	aicto	r D fi	rom	timor	2)						
Instruction			UA	Jun	nuic		anu	Ieć	-		UIII	umer	r -	Number of	Flog CV	Skip condition			
code			Τ.				_	_	Do				Number of words	cycles	Flag CY	Skip condition			
code	1	0 0	1	1	1	0	0	0	1 2	2	7	1 16	1	1	_	_			
													I	I					
Operation:	(B) ←	- (T27-	-T24))									Grouping:	Timer ope	ration				
	(A) ←	- (T23-	-T20))									Description	1: Transfers	the high-or	rder 4 bits (T27-T24) of			
														timer 2 to	register B.				
														Transfers	the low-or	der 4 bits (T23-T20) of			
														timer 2 to	register A.				
TABE (Tran	sfer o	lata t	o Ac	ccun	nula	ator	and	red	giste	r B fi	rom	regist	er E)						
Instruction	D9							`	D0			U	, Number of	Number of	Flag CY	Skip condition			
code	0 0	0 0	0	1	0	1	0	1	0	0	2	A 16	words	cycles	_				
				<u> </u>		<u> </u>		•	2	Ľ	_	16	1	1	-	_			
Operation:	. ,	· (E7–E	,										Grouping:	Register to					
	(A) ←	(E3–E	=0)										Description: Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits						
													register E to register B, and low-order 4 bit of register E to register A.						
														of register	E to regist	er A.			
TADD (T	(.		- 1 -	<u> </u>		1				(F									
TABP p (Tr		r data	a to	ACC	um	ulato	or ar	na		ter E	s tro	m Pro		Ory in page Number of					
Instruction	D9								Do		8		Number of words	cycles	Flag CY	Skip condition			
code	0	0 1	0	p5	p 4	рз	p2	p1	p0 2	0	8 +p	р 16		-					
													1	3	_	-			
Operation:	4							- H	Grou			Arithme	tic operation						
$(SP) \leftarrow (SP) + (SK(SP)) \leftarrow (F)$									Desc			oforo bit	a 7 ta 4 ta ra	aiotor P and h	ito 2 to 0 t	o register A. These bits			
$(PCH) \leftarrow p (Normalized (PCL)) \leftarrow (DR2)$	ote)	۸۰ ۸۰							9 to 0	= 0. are t	the F	ROM pa	ttern in ad-dr	ess (DR2 DR	1 DR0 A3 /	A2 A1 A0)2 specified by			
at (UPTF) = 0		at (L	ÍPTF) = 1					regist	ers A	and	D in pac	pep.						
$(B) \leftarrow (ROM(F))$ $(A) \leftarrow (ROM(F))$	PC))7-4				(00	ים/ער	<u></u>		regist	= 1: er A.	Thes	siers bit se bits 7	s 9, 6 to regis	ROM pattern	in addres	ster B and bits 3 to 0 to s (DR2 DR1 DR0 A3 A2			
$(r_{i}) \leftarrow (r_{i})$	U))3-0	(B)	— (R0	О́М(F	PČ)):		9,19,		A1 A0)2 spe	ecifie	d by reg	jisters A and I	D in page p.					
		(A)	⊢ (̀R() ← (\$	OM(F	PC)):				Note							34553M8/M8H/G8/G8H. ver the stack because 1			
			$(1) \rightarrow (2)$ $(2) \rightarrow (3)$										gister is used.						

RENESAS

TABPS (Tr	ansfer data to Accumulator and register B from Pres	Scaler)			
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 1 1 1 0 1 0 1 ₂ 2 7 5 ₁₆	1	1	-	_
Operation:	(B) ← (TPS7–TPS4)	Grouping:	Timer oper	ation	
	(A) ← (TPS3–TPS0)		TPS4) of	prescale ne low-ord	order 4 bits (TPS7– r to register B, and er 4 bits (TPS3–TPS0) er A.
TAD (Trans	sfer data to Accumulator from register D)				
Instruction code	D9 D0 0 0 0 1 0 1 0 0 0 1 0 5 1	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(A_2-A_0) \leftarrow (DR_2-DR_0)$	Grouping:	Register to	register tr	ansfer
	(A3) ← 0	Description			ts of register D to the
		Noto			Ao) of register A.
		Note:			on is executed, "0" is a) of register A.
TAIL (Trans	sfer data to Accumulator from register I1)				
Instruction		Number of	Number of	Flag CY	Skip condition
code		words	cycles	T lag CT	
		1	1	-	-
Operation:	(A) ← (I1)	Grouping:	Interrupt op	peration	
		Description	: Transfers		nts of interrupt control A.
TAK0 (Trar	nsfer data to Accumulator from register K0)		1		
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 0 1 1 1 0 2 2 5 6	1	1	_	-
Operation:	(A) ← (K0)	Grouping:	Input/Outp	ut operatio	'n
		Description		the conte	nts of key-on wakeup



TAK1 (Trar	nsfer data to Accumulator from register K1)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	1 0 0 1 0 1 1 0 0 1 2 5 9 16	words	cycles					
	1 0 0 1 0 1 1 0 0 1 2 2 3 9 16	1	1	-	-			
Operation:	$(A) \leftarrow (K1)$	Grouping:	Input/Outp	ut operatio	ก			
operation		Description			nts of key-on wakeup			
			control reg	jister K1 to	register A.			
TAK2 (Tran	sfer data to Accumulator from register K2)							
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition			
	1 0 0 1 0 1 1 0 1 0 2 2 5 A ₁₆	1	1	-	-			
Operation:	(A) ← (K2)	Grouping:	Input/Outpu	ut operation	 າ			
		Description:			ts of key-on wakeup			
			control regi	ster K2 to	register A.			
TAL1 (Trar	nsfer data to Accumulator from register L1)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code		words	cycles	Ŭ				
		1	1	-	-			
Operation:	$(A) \leftarrow (L1)$	Grouping:	LCD control	ol operatio	n			
-		Description: Transfers the contents of LCD control regis-						
			ter L1 to re	egister A.				
TAM j (Tran	sfer data to Accumulator from Memory)							
Instruction code	D9 D0 1 0 1 1 0 0 j j j j 2 2 C j 16	Number of words	Number of cycles	Flag CY	Skip condition			
	1 0 1 1 0 0 j j j j ₂ 2 C j ₁₆	1	1	-	-			
Operation:	$(A) \leftarrow (M(DP))$	Grouping:	RAM to reg	ister trans	er			
- pointerio	$(X) \leftarrow (X) \in XOR(j)$	Description:			contents of M(DP) to			
	j = 0 to 15			-	sive OR operation is			
	· ·		-		gister X and the value			
		j in the immediate field, and stores the						
			sult in regis	ter X.				



TAMR (Tra	nsfer data to Accumulator from register MR)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	1 0 0 1 0 1 0 1 0 1 0 <u>1</u> 0 <u>0</u> 0 <u>1</u> 0 <u>0</u> 0 0 0 <u>0</u> 0 0 0 0	words 1	cycles 1	_	_			
Operation:	$(A) \leftarrow (MR)$	Grouping:	Clock oper	ration				
operation.		Description: Transfers the contents of clock control reg-						
			ister MR to	o register A				
	ansfer data to Accumulator from register PU0)	Number	Number of		Olvin son dition			
Instruction code	D9 D0 1 0 0 1 0 1 0 1 1 1 2 2 5 7 16	Number of words	Number of cycles	Flag CY	Skip condition			
		1	1	-	_			
Operation:	$(A) \leftarrow (PU0)$	Grouping:	Input/Outp					
		Description	: Transfers register PL		nts of pull-up control er A.			
	ansfer data to Accumulator from register PU1)							
Instruction		Number of	Number of	Flag CY	Skip condition			
code	1 0 0 1 0 1 1 1 0 2 2 5 E 16	words	cycles					
		1	1	-	-			
Operation:	$(A) \leftarrow (PU1)$	Grouping: Input/Output operation Description: Transfers the contents of pull-up control						
		Description	register PL					
			register re	or to regio				
	nsfer data to Accumulator from Stack Pointer)	Number	Number					
Instruction code	D9 D0 0 0 1 0 1 0 0 0 0 0 0 1 0 1 0 0 0 0	Number of words	Number of cycles	Flag CY	Skip condition			
	<u> </u>	1	1	-	_			
Operation:	$(A_2-A_0) \leftarrow (SP_2-SP_0)$	Grouping:	Register to	register tr	ansfer			
	(A3) ← 0	Description: Transfers the contents of stack pointer (SP)						
		Note:			s (A2–A0) of register A. n is executed, "0" is			
		11016.) of register A.			



TAV1 (Tran	sfer data to Accumulator from register V1)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 1 0 0 2 0 5 4	words	cycles		
		1	1	-	-
Operation:	$(A) \leftarrow (V1)$	Grouping:	Interrupt o	peration	
•					nts of interrupt control
			register V1	to registe	r A.
	nsfer data to Accumulator from register V2)				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 1 0 1 0 1 2 0 5 5 16	1	1	_	
			I I	_	-
Operation:	$(A) \leftarrow (V2)$	Grouping:	Interrupt o	peration	
		Description			nts of interrupt control
			register V2	2 to registe	r A.
TANA /Tro	notor data ta Apoumulatar from ragistar (M(4)				
	nsfer data to Accumulator from register W1)	Number	Number of		Olvin condition
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
coue	1 0 0 1 0 0 1 0 1 0 <u>1</u> <u>1</u> <u>2</u> <u>4</u> <u>B</u> <u>16</u>	1	1	_	_
			-		
Operation:	$(A) \leftarrow (W1)$	Grouping:	Timer ope		
		Description			ts of timer control reg-
			ister W1 to	o register A	
TAW2 (Tra	nsfer data to Accumulator from register W2)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	Ū	·
		1	1	-	-
	(4) (440)	. .			
Operation:	$(A) \leftarrow (W2)$	Grouping: Description	Timer ope		ts of timer control reg-
		Description	ister W2 to		-



TAW3 (Tra	nsfer data to Accumulator from register W3)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 0 0 1 1 <u>0</u> <u>1</u> <u>1</u> <u>0</u> <u>1</u> <u>1</u> <u>0</u> <u>1</u> <u>1</u> <u>0</u> <u>1</u>	1	1	-	-
Operation:	$(A) \leftarrow (W3)$	Grouping:	Timer oper	ation	
				the content	ts of timer control reg-
TAW4 (Tra	nsfer data to Accumulator from register W4)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(A) \leftarrow (W4)$	Grouping:	Timer oper	ration	
		Description	i: Transfers ister W4 to		ts of timer control reg-
TAX (Trans	fer data to Accumulator from register X)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 1 0 2 0 5 2 16	words 1	cycles 1	_	_
Operation:	$(A) \leftarrow (X)$	Grouping:	Register to	o register tr	ansfer
		Description	i: Transfers	the conten	ts of register X to reg-
TAY (Trans	fer data to Accumulator from register Y)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 1 1 1 1 1 ₂ 0 1 _F	1	1	-	_
Operation:	(A) ← (Y)	Grouping: Description	Register to : Transfers t ter A.		ansfer s of register Y to regis-



	MACHINE	INSTRUCTIONS	(INDEX BY	ALPHABET)	(continued)
--	---------	--------------	-----------	-----------	-------------

TAZ (Trans	fer data to Accumulator from register Z)						
Instruction code	D9 D0 0 0 0 1 0 1 0 0 1 1 0 0 5 3 16	Number of words	Number of cycles	Flag CY	Skip condition		
	0 0 0 1 0 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 0	1	1	-	-		
Operation:	$(A1, A0) \leftarrow (Z1, Z0)$ $(A3, A2) \leftarrow 0$	Grouping: Register to register transfer Description: Transfers the contents of register Z to t low-order 2 bits (A1, A0) of register A. Note: After this instruction is executed, "0"					
			stored to t register A.	he high-o	rder 2 bits (A3, A2) of		
	fer data to register B from Accumulator)			I			
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition		
		1	1	-	_		
Operation:	$(B) \leftarrow (A)$	Grouping:	Register to				
		Description	: Transfers t ter B.	he content	s of register A to regis-		
	nsfer data to register C1 from Accumulator)			1 1			
Instruction code	D9 D0 1 0 1 0 1 0 1 0 0 0 2 2 A 8 16	Number of words	Number of cycles	Flag CY	Skip condition		
	· · · · · · · · · · · · · · · · · · ·	1	1	-	-		
Operation:	$(C1) \leftarrow (A)$	Grouping:	LCD contro				
		Descriptior	LCD contro		nts of register A to the C1.		
TC2A (Trar	nsfer data to register C2 from Accumulator)						
Instruction code	D9 D0 1 0 1 0 1 0 1 0 0 1 2 A 9 10	Number of words	Number of cycles	Flag CY	Skip condition		
		1	1	-	-		
Operation:	$(C2) \leftarrow (A)$	Grouping:	LCD control	ol operatio	n		
		Descriptior	: Transfers LCD contro		nts of register A to the C2.		



TDA (Trans	sfer data to register D from Accumulator and register	r B)			
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
Code	0 0 0 1 0 1 0 1 0 1 2 0 2 9 16	1	1	-	_
Operation:	$(DR_2-DR_0) \leftarrow (A_2-A_0)$	Grouping:	Register to	b register t	ransfer
		Description		the low-o	rder 3 bits (A2-A0) of
TEAB (Tra	nsfer data to register E from Accumulator and regist	ter B)			
Instruction code	D9 D0 0 0 0 0 1 1 0 1 0 0 1 A	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	(E7−E4) ← (B)	Grouping:	Register t	o register t	ransfer
	(E3–E0) ← (A)	Description	high-orde	r 4 bits (Er	nts of register B to the r–E4) of register E, and ter A to the low-order 4 ter E.
TFR0A (Tra	ansfer data to register FR0 from Accumulator)				
Instruction code	D9 D0 1 0 0 0 1 0 1 0 0 0 2 2 2 8 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(FR0) ← (A)	Grouping: Descriptior		the conte	on nts of register A to the control register FR0.
TFR1A (Tra	ansfer data to register FR1 from Accumulator)				
Instruction code	D9 D0 1 0 0 1 0 1 0 1 2 2 9 0	Number of words	Number of cycles	Flag CY	Skip condition
0000	1 0 0 1 0 1 0 0 1 2 2 2 9 16	1	1	-	_
Operation:	(FR1) ← (A)	Grouping: Input/Output operation Description: Transfers the contents of register A to port output structure control register FR ²			



TFR2A (Tr	ansf	er d	ata	to	regi	ster	۰FF	₹2 f	rom	A	ccu	mul	at	tor)							
Instruction	D9									I	D0			-			Number of	Number of	Flag CY	Skip condition	
code	1	0	0	0	1	0	1	0	1		0	2		2	۹ I	_	words	cycles			
		-	-	-							2			I	<u>1</u> 1	b	1	1	-	-	
Operation:	(FR	2) ←	- (A)														Grouping:	Input/Outp	ut operatio	n	
																	Description	: Transfers	the conter	nts of register A to the	
																		port output	structure	control register FR2.	
TI1A (Tran	sfer	dat	a to	re	giste	er I1	l fro	om.	Acc	ur	nula	ator))								
Instruction	D9										Do						Number of	Number of	Flag CY	Skip condition	
code	1	0	0	0	0	1	0	1	1		1	2		1	7	_	words	cycles			
		1						_	_		2		_		1	6	1	1	-	-	
Operation:	(11) → ((A)														Grouping:	Interrupt c	peration		
																	Descriptior	n: Transfers	the conten	ts of register A to inter-	
																		rupt contro	ol register l	1.	
TK0A (Tra Instruction code	nsfe D9 1		ta to	o re	_	ter I	K0		1		umu Do 1_2	ulato		1	B	6	Number of words 1	Number of cycles 1	Flag CY	Skip condition	
Operation:	(K()) ←	(A)														Grouping: Input/Output operation				
																	Description	i: Transfers on wakeu		nts of register A to key- ngister K0.	
TK1A (Tra	nsfe	r da	ta to	o re	egis	ter I	K 1	fron	n Ac	cci	umu	lato	or))							
Instruction	D9	-								1	Do		_				Number of words	Number of cycles	Flag CY	Skip condition	
code	1	0	0	0	0	1	0	1	0		02	2		1	41	6	1	1	_	-	
Operation:	(K [.]) ←	(A)														Grouping:	Input/Outp	ut operatio	n	
	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,															Description		the conten	ts of register A to key-	



TK2A (Trar	sfer data to register K2 from Accumulator)								
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition				
code	1 0 0 0 1 0 1 0 1 2 1 5 16	1	1	_					
Operation:	(K2) ← (A)	Grouping: Description	Input/Outp		n ts of register A to key-				
		Description	on wakeup	control re	gister K2.				
TL1A (Tran	sfer data to register L1 from Accumulator)								
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition				
code	1 0 0 0 0 1 0 1 0 2 2 0 A 16	1	1	_					
Operation:	$(L1) \leftarrow (A)$	Grouping: LCD control operation Description: Transfers the contents of register A to LCD							
		Description	control reg						
TL2A (Tran	sfer data to register L2 from Accumulator)								
Instruction	D9 D0	Number of words	Number of	Flag CY	Skip condition				
code	1 0 0 0 0 1 0 1 1 2 2 0 B 16	1	cycles 1	_					
Operation:	$(L2) \leftarrow (A)$	Grouping: Description	LCD contro		n ts of register A to LCD				
		Description	control reg						
TL3A (Tran	sfer data to register L3 from Accumulator)								
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition				
code	1 0 0 0 0 1 1 0 0 2 2 0 C 16	1	1	_					
Operation:	$(L3) \leftarrow (A)$	Grouping: LCD control operation Description: Transfers the contents of register A to LCD							
		Description	control reg						



TLCA (Trar	nsfer data to register LC from Accumulator)								
Instruction code	D9 D0 1 0 0 0 0 1 1 0 1 2 0 D 16	Number of words	Number of cycles	Flag CY	Skip condition				
		1	1	-	-				
Operation:	$(LC) \leftarrow (A)$	Grouping:	Timer oper	ration					
	(RLC) ← (A)	Description	: Transfers t LC and rel		ts of register A to timer er RLC.				
TMA j (Tra	nsfer data to Memory from Accumulator)								
Instruction code	D9 D0 1 0 1 0 1 1 j j j j 2 2 B j 16	Number of words	Number of cycles	Flag CY	Skip condition				
		1	1	-	_				
Operation:	$(M(DP)) \gets (A)$	Grouping: RAM to register transfer							
	(X) ← (X)EXOR(j) j = 0 to 15	Description	to M(DP), formed be	an exclusi tween reg ediate fiel	e contents of register A ve OR operation is per- ister X and the value j d, and stores the result				
TMRA (Tra	nsfer data to register MR from Accumulator)								
Instruction code	D9 D0 1 0 0 0 1 0 1 1 0 2 2 1 6 16	Number of words	Number of cycles	Flag CY	Skip condition				
		1	1	-	_				
Operation:	$(MR) \leftarrow (A)$	Grouping:	Other oper						
		Description	control reg		ts of register A to clock				
TPAA (Trar	nsfer data to register PA from Accumulator)								
Instruction code	D9 D0 1 0 1 0 1 0 1 0 1 0 2 A A ₁₆	Number of words	Number of cycles	Flag CY	Skip condition				
		1	1	-	_				
Operation:	(PA₀) ← (A₀)	Grouping: Description		he conten	ts of lowermost bit (Ao) ntrol register PA.				



TPSAB (Transfer data to Pre-Scaler from Accumulator and register B)												
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition							
code	1 0 0 1 1 0 1 0 1 2 2 3 5	words 1	cycles 1	_								
Operation:	(RPS7–RPS4) ← (B) (TPS7–TPS4) ← (B)	Grouping:	Timer oper									
	$(\operatorname{RPS}_{3-\operatorname{RPS}_{0}}) \leftarrow (A)$ $(\operatorname{TPS}_{3-\operatorname{TPS}_{0}}) \leftarrow (A)$	Description: Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS, and transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS.										
TPU0A (Tra	ansfer data to register PU0 from Accumulator)											
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition							
coue	1 0 0 0 1 0 1 1 0 1 ₂ 2 2 D ₁₆	1	1	-	-							
Operation:	$(PU0) \leftarrow (A)$	Grouping: Input/Output operation										
			: Transfers	the conten	ts of register A to pull-							
			up control	register Pl	JO.							
TPU1A (Trainstruction	ansfer data to register PU1 from Accumulator)	Number of	Number of	Elag CV	Skip condition							
code		words	cycles	Flag CY	Skip condition							
coue	1 0 0 0 1 0 1 1 1 <u>1</u> 0 2 <u>2 2 E</u> ₁₆	1	1	-	-							
Operation:	$(PU1) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n							
		Description: Transfers the contents of register A to pull-										
			up control	register Pl	J1.							
	ansfer data to register R1 from Accumulator and reg	,	1									
Instruction		Number of words	Number of cycles	Flag CY	Skip condition							
code	1 0 0 0 1 1 1 1 1 1 2 2 3 F ₁₆	1	1	-	-							
Operation:	(R17–R14) ← (B)	Grouping: Timer operation										
	(R13–R10) ← (A)	Description	 Transfers high-order load regis 	the conter 4 bits (R ster R1, to the low-	nts of register B to the 17-R14) of timer 1 re- and the contents of order 4 bits (R13-R10) ster R1.							



TRGA (Trai	nsfer	dat	ta to	o reg	gist	er F	RG	fror	ηA	ccu	mu	lato	or)									
Instruction	D9									D0						Number of	Number of	Flag CY	Skip condition			
code	1	0	0	0	0	0	1	0	0	1]	2	0	9		words	cycles					
			_		-	_			-		」 2	L			16	1	1	-	_			
Operation:	(RG)	\leftarrow	(A)													Grouping:	Clock cont	rol operation	on			
•													Description			s of register A to regis-						
																	ter RG.					
TV1A (Tran	sfer	dat	a to	rea	iste	∍r \/	/1 fr	rom	Ac	cum	ามไร	ator	·)									
Instruction	D9	uat	u 10	icg	1510	<u>v 1</u>			70	Do			,			Number of	Number of	Flag CY	Skip condition			
code		~	0	~	4	4	4	4	4	1	٦	6	2			words	cycles	T lag C T	Skip condition			
coue	0	0	0	0	1	1	1	1	1	1	2	0	3	F	16	1	1	-	_			
Operation:	(V1)	← (A)													Grouping:	Interrupt o	peration				
													Description			s of register A to inter-						
													rupt control register V1.									
TV2A (Tran	sfer	data	a to	reg	iste	ər V	′2 fr	om	Ace	cum	nula	ator)									
Instruction	D9									Do			/			Number of	Number of	Flag CY	Skip condition			
code						0	3 E 16	words	cycles													
																1	1	-	_			
Operation:	(V2)	← (A)													Grouping: Interrupt operation						
																Description	: Transfers t rupt contro		s of register A to inter- 2.			
TW1A (Trai	nsfer	dat	a to	rec	nist	er \	N/1	fror	n A	CCU	mu	lato	or)									
Instruction	D9					5. 1				Do			,			Number of	Number of	Flag CY	Skip condition			
code		0	0	0	0	0	1	1	1	0	1	2	0	E		words	cycles	- 3 -				
	Ŀ	•	0	•	Ŭ			·			2		<u> </u>	-	16	1	1	-	_			
Operation:	(W1)	← ((A)													Grouping:	Timer oper	ation				
										Description: Transfers the contents of register A to timer control register W1.												



TW2A (Transfer data to register W2 from Accumulator)																			
Instruction	D	9								D0						Number of	Number of	Flag CY	Skip condition
code	1		0	0	0	0	0	1	1	1]_[2	0	F		words	cycles		
											J2 L				16	1	1	-	-
Operation:	(۷	V2)	\leftarrow	(A)												Grouping:	Timer oper	ration	
																Description	: Transfers t control reg		ts of register A to timer
TW3A (Trai	ans	fer	da	ta to	o re	aist	er \	N3 fr	om A	ccu	mul	ato	or)						
Instruction code			0	0	0	0	1			Do				_		Number of words	Number of cycles	Flag CY	Skip condition
	L		0	0	0	0	1	0	0 0	0]2 L	2	1	0	16	1	1	-	_
Operation:	()	$(W3) \leftarrow (A)$												Grouping:	Timer ope	ration			
																Description	: Transfers control reg		ts of register A to timer
TW4A (Train Instruction code			da 0	ta to	o re 0	gist 0	er \ 1		om A 0 0	Do 1	mul] ₂ [lato 2	or)	1	16	Number of words	Number of cycles	Flag CY	Skip condition
																1	1	-	-
Operation:	(1	W4)	 ← 	(A)												Grouping: Description	Timer ope Transfers control rec	the conten	ts of register A to timer
TYA (Trans	sfe	' da	ata	to r	regi	ster	Υf	rom	Accu	mula	ator	.)							
Instruction code		9	0	0	0	0	0		1 0	D0	1 6	0	0	С		Number of words	Number of cycles	Flag CY	Skip condition
		,	0	0	0	0	0			0]2 L	0	0	U	16	1	1	-	-
Operation:	ſ	() ←	– (A	()												Grouping: Description	Register to Transfers ter Y.		ransfer ts of register A to regis-



WRST (Wa	tchc	log	time	r ReS	eT)										
Instruction	D9							D0				Number of	Number of	Flag CY	Skip condition
code	1	0	1	0 1	0	0 0	0 0	0	2 2	A	0 16	words 1	cycles 1	_	(WDF1) = 1
Operation:	•		= 1 î ← 0	?								Grouping: Description	Other oper Clears (0)		DF1 flag and skips the
	v	,											next instru WDF1 is " ecutes the watchdog	uction whe 1." When the e next instr timer funct struction	en watchdog timer flag ne WDF1 flag is "0," ex- ruction. Also, stops the tion when executing the immediately after the
XAM j (eXc	han	ge A	Accu	imulat	or a	nd Me	emor	y da	ta)						
Instruction code	D9	0	1	1 0	1	i i	i	Do j	2	D	i	Number of words	Number of cycles	Flag CY	Skip condition
	L.					, ,	,	_ ,	2		J16	1	1	-	_
Operation:	(A)	$\leftrightarrow \rightarrow$	(M(E	DP))								Grouping:	RAM to re	gister trans	sfer
				OR(j)								Description			ne contents of M(DP)
	j = (0 to 7	15												egister A, an exclusive
														•	ormed between regis- in the immediate field,
														-	in register X.
XAMD j (e)	(cha	inae	Ac	cumula	ator	and N	/lemo	orv d	ata a	and D	Decre	 ment reaist	er Y and sk	(aip)	
Instruction	D9							D0				Number of	Number of	Flag CY	Skip condition
code	1	0	1	1 1	1	j j	j	j	2 2	F	j ₁₆	words 1	cycles 1		()() 45
												I	I	_	(Y) = 15
Operation:	(A)	$\leftarrow \rightarrow$	(M(E))								Grouping:	RAM to reg		
•				OR(j)								Description			e contents of M(DP) egister A, an exclusive
	•) to '											OR operat	ion is perf	ormed between regis-
	(Y)	() →	() – 1												in the immediate field, in register X.
															contents of register Y.
													tents of reg	gister Y is	action, when the con- 15, the next instruction
															e contents of register Y struction is executed.
XAMI j (eX	char	nae	Acc	umula	tor a	and M	emo	rv da	ata ai	nd In	crem	ent register			
Instruction code	D9	-			1			Do			.]	Number of words	Number of cycles	Flag CY	Skip condition
Code	1	0	1	1 1	0]]	j	j	2 2	E	j16	1	1	-	(Y) = 0
Operation:	(A)	$\leftarrow \rightarrow$	(M(E))								Grouping:	RAM to re		
				OR(j)								Description	 After excl with the co 	nanging th ontents of i	ne contents of M(DP) register A, an exclusive
		0 to ⁻											OR operat	tion is per	formed between regis-
	(Y)	← ()	r) + 1	l											in the immediate field, in register X.
													Adds 1 to t	the conten	ts of register Y. As a re-
															hen the contents of e next instruction is
													skipped. w	hen the c	ontents of register Y is
													not U, the	next instru	ction is executed.



Parameter	r					In	stru	ction	cod	le					er of s	er of is	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otati	cimal on	Number (words	Number o cycles	Function
	ТАВ	0	0	0	0	0	1	1	1	1	0	0	1	Е	1	1	$(A) \leftarrow (B)$
	тва	0	0	0	0	0	0	1	1	1	0	0	0	Е	1	1	$(B) \leftarrow (A)$
	TAY	0	0	0	0	0	1	1	1	1	1	0	1	F	1	1	$(A) \leftarrow (Y)$
	ΤΥΑ	0	0	0	0	0	0	1	1	0	0	0	0	С	1	1	$(Y) \leftarrow (A)$
Register to register transfer	ТЕАВ	0	0	0	0	0	1	1	0	1	0	0	1	A	1	1	$\begin{array}{l} (E7-E4) \leftarrow (B) \\ (E3-E0) \leftarrow (A) \end{array}$
register	TABE	0	0	0	0	1	0	1	0	1	0	0	2	A	1	1	$\begin{array}{l} (B) \leftarrow (E7\text{-}E4) \\ (A) \leftarrow (E3\text{-}E0) \end{array}$
er to	TDA	0	0	0	0	1	0	1	0	0	1	0	2	9	1	1	$(DR2-DR0) \leftarrow (A2-A0)$
Registe	TAD	0	0	0	1	0	1	0	0	0	1	0	5	1	1	1	$(A_2-A_0) \leftarrow (DR_2-DR_0)$ $(A_3) \leftarrow 0$
	TAZ	0	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$\begin{array}{l} (A1, A0) \leftarrow (Z1, Z0) \\ (A3, A2) \leftarrow 0 \end{array}$
	ТАХ	0	0	0	1	0	1	0	0	1	0	0	5	2	1	1	$(A) \leftarrow (X)$
	TASP	0	0	0	1	0	1	0	0	0	0	0	5	0	1	1	$(A_2-A_0) \leftarrow (SP_2-SP_0)$ $(A_3) \leftarrow 0$
	LXY x, y	1	1	Х3	X 2	X 1	X 0	уз	y2	у1	у0	3	х	у	1	1	$\begin{array}{l} (X) \leftarrow x \ x = 0 \ \text{to} \ 15 \\ (Y) \leftarrow y \ y = 0 \ \text{to} \ 15 \end{array}$
resses	LZ z	0	0	0	1	0	0	1	0	Z 1	Z 0	0	4	8 +z	1	1	$(Z) \leftarrow z \ z = 0 \text{ to } 3$
RAM addresses	INY	0	0	0	0	0	1	0	0	1	1	0	1	3	1	1	$(Y) \leftarrow (Y) + 1$
	DEY	0	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$
	TAM j	1	0	1	1	0	0	j	j	j	j	2	С	j	1	1	$\begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array}$
er	XAM j	1	0	1	1	0	1	j	j	j	j	2	D	j	1	1	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array}$
RAM to register transfer	XAMD j	1	0	1	1	1	1	j	j	j	j	2	F	j	1	1	$\begin{array}{l} (A) \leftarrow \to (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \end{array}$
RAM to re	XAMI j	1	0	1	1	1	0	j	j	j	j	2	E	j	1	1	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) + 1 \end{array}$
	ТМА ј	1	0	1	0	1	1	j	j	j	j	2	В	j	1	1	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15

MACHINE INSTRUCTIONS (INDEX BY TYPES)



	Carry flag	Datailed description
-	-	Transfers the contents of register B to register A.
-	-	Transfers the contents of register A to register B.
-	-	Transfers the contents of register Y to register A.
-	-	Transfers the contents of register A to register Y.
-	-	Transfers the contents of register B to the high-order 4 bits (E7–E4) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E.
-		Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits (E3–E0) of register I to register A.
-	-	Transfers the contents of the low-order 3 bits (A2–A0) of register A to register D.
-	-	Transfers the contents of register D to the low-order 3 bits (A2–A0) of register A.
-	-	Transfers the contents of register Z to the low-order 2 bits (A1, A0) of register A.
_	-	Transfers the contents of register X to register A.
-	-	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2–A0) of register A.
Continuous description	-	Loads the value x in the immediate field to register X, and the value y in the immediate field to register X When the LXY instructions are continuously coded and executed, only the first LXY instruction is execute and other LXY instructions coded continuously are skipped.
-	-	Loads the value z in the immediate field to register Z.
(Y) = 0	-	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next ir struction is skipped. When the contents of register Y is not 0, the next instruction is executed.
(Y) = 15		Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 18 the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
-	-	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
-		After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is pe formed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15		After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 19 the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
(Y) = 0		After exchanging the contents of $M(DP)$ with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next in struction is skipped. When the contents of register Y is not 0, the next instruction is executed.
-		After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.



Parameter						In	stru	ction	cod	le					er of Is	er of es	
Type of	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otat	cimal ion	Number of words	Number (cycles	Function
	LA n	0	0	0	1	1	1	n	n	n	n	0	7	n	1	1	(A) ← n n = 0 to 15
	TABP p	0	0	1	0	p5	р4	рз	p2	р1	po	0	+t		1	3	$\begin{split} (SP) &\leftarrow (SP) + 1 \\ (SK(SP)) &\leftarrow (PC) \\ (PCH) &\leftarrow p (Note) \\ (PCL) &\leftarrow (DR2-DR0, A3-A0) \\ at (UPTF) &= 0 \\ (B) &\leftarrow (ROM(PC))7-4 \\ (A) &\leftarrow (ROM(PC))3-0 \\ at (UPTF) &= 1 \\ (DR2) &\leftarrow (0) \\ (DR1, DR0) &\leftarrow (ROM(PC))9, 8 \\ (B) &\leftarrow (ROM(PC))7-4 \\ (A) &\leftarrow (ROM(PC))7-4 \\ (A) &\leftarrow (ROM(PC))3-0 \\ (PC) &\leftarrow (SK(SP)) \\ (SP) &\leftarrow (SP) - 1 \end{split}$
ration	AM	0	0	0	0	0	0	1	0	1	0	0	0	A	1	1	$(A) \leftarrow (A) + (M(DP))$
Arithmetic operation	AMC	0	0	0	0	0	0	1	0	1	1	0	0	В	1	1	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$
Arithm	An	0	0	0	1	1	0	n	n	n	n	0	6	n	1	1	(A) ← (A) + n n = 0 to 15
	AND	0	0	0	0	0	1	1	0	0	0	0	1	8	1	1	$(A) \leftarrow (A) AND (M(DP))$
	OR	0	0	0	0	0	1	1	0	0	1	0	1	9	1	1	$(A) \leftarrow (A) \; OR \; (M(DP))$
	sc	0	0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	0	1	1	0	0	0	6	1	1	$(CY) \leftarrow 0$
	SZC	0	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0 ?
	СМА	0	0	0	0	0	1	1	1	0	0	0	1	С	1	1	$(A) \leftarrow (\overline{A})$
	RAR	0	0	0	0	0	1	1	1	0	1	0	1	D	1	1	→CY→A3A2A1A0
	SB j	0	0	0	1	0	1	1	1	j	j	0	5	C +j	1	1	(Mj(DP)) ← 1 j = 0 to 3
Bit operation	RB j	0	0	0	1	0	0	1	1	j	j	0	4	C +j	1	1	(Mj(DP)) ← 0 j = 0 to 3
Bit c	SZB j	0	0	0	0	1	0	0	0	j	j	0	2	j	1	1	(Mj(DP)) = 0 ? j = 0 to 3
	SEAM	0	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP)) ?
Comparison operation	SEA n	0 0	0 0	0 0	0 1	1 1	0 1	0 n	1 n	0 n	1 n		2	5 n	2	2	(A) = n ? n = 0 to 15

Rev.3.02 Dec 22, 2006 page 112 of 142 REJ03B0024-0302



Skip condition	Carry flag CY	Datailed description
Continuous description	-	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
_	_	UPTF = 0: Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 9 to 0 are the ROM pattern in ad- dress (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used. UPTF = 1: Transfers bits 9, 8 to register D, bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used.
-	_	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY re- mains unchanged.
-	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	_	Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.
-	-	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the re- sult in register A.
-	-	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
_	1	Sets (1) to carry flag CY.
-	0	Clears (0) to carry flag CY.
(CY) = 0	-	Skips the next instruction when the contents of carry flag CY is "0."
-	-	Stores the one's complement for register A's contents in register A.
-	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
-	-	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
-	-	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	_	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1."
(A) = (M(DP))	_	Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
(A) = n	-	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.



Parameter						In	stru	ction	l cod	le			er of Is	er of es	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do	Hexadecimal notation	Number (words	Number o cycles	Function
	Ва	0	1	1	a 6	a 5	a 4	a 3	a2	aı	a 0	1 8 a +a	1	1	(PCL) ← a6–a0
ration	BL p, a	0	0	1	1	1	p4	рз	p2	p1	p0	0 E p +p	2	2	(PCH) ← p (Note) (PCL) ← a6–a0
Branch operation		1	p6	p5	a 6	a 5	a 4	аз	a2	a 1	a0	2 p a +p+a			
Brar	BLA p	0	0	0	0	0	1	0	0	0	0	010	2	2	(PCH) ← p (Note) (PCL) ← (DR2–DR0, A3–A0)
		1	p6	p5	р4	0	0	рз	p2	p1	p0	2 p p +p			
E	BM a	0	1	0	a 6	a 5	a4	аз	a2	a 1	a 0	1 a a	1	1	$\begin{array}{l} (\text{SP}) \leftarrow (\text{SP}) + 1 \\ (\text{SK}(\text{SP})) \leftarrow (\text{PC}) \\ (\text{PCH}) \leftarrow 2 \\ (\text{PCL}) \leftarrow a6a0 \end{array}$
Subroutine operation	BML p, a	0	0	1	1	0	p4	рз	p2	p1	p0	0 C p +p	2	2	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$
routine		1	p6	р5	a 6	a 5	a 4	аз	a2	a 1	a0	2 p a +p+a			$(PCL) \leftarrow a_{6}-a_{0}$
Subi	BMLA p	0	0	0	0	1	1	0	0	0	0	030	2	2	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$
		1	p6	p5	p4	0	0	рз	p2	p1	p0	2 p p +p			$(PCH) \leftarrow p$ (Note) (PCL) \leftarrow (DR2–DR0,A3–A0)
	RTI	0	0	0	1	0	0	0	1	1	0	046	1	1	$\begin{array}{l} (PC) \leftarrow (SK(SP)) \\ (SP) \leftarrow (SP) - 1 \end{array}$
Return operation	RT	0	0	0	1	0	0	0	1	0	0	044	1	2	(PC) ← (SK(SP)) (SP) ← (SP) − 1
Retur	RTS	0	0	0	1	0	0	0	1	0	1	045	1	2	(PC) ← (SK(SP)) (SP) ← (SP) − 1

Note: p is 0 to 31 for M34553M4/M4H.

p is 0 to 63 for M34553M8/M8H/G8/G8H.

Skip condition	Carry flag CY	Datailed description
-	-	Branch within a page : Branches to address a in the identical page.
-	_	Branch out of a page : Branches to address a in page p.
_	-	Branch out of a page : Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	-	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
_	-	Call the subroutine : Calls the subroutine at address a in page p.
_		Call the subroutine : Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-		Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous de- scription of the LA/LXY instruction, register A and register B to the states just before interrupt.
-	-	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	-	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.



Parameter						In	stru	ction		le					er of s	er of s	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		ade otat	cimal ion	Number words	Number (cycles	Function
	DI	0	0	0	0	0	0	0	1	0	0	0	0	4	1	1	$(INTE) \leftarrow 0$
	EI	0	0	0	0	0	0	0	1	0	1	0	0	5	1	1	(INTE) ← 1
	SNZ0	0	0	0	0	1	1	1	0	0	0	0	3	8	1	1	V10 = 0: (EXF0) = 1 ? (EXF0) ← 0 V10 = 1: SNZ0 = NOP
	SNZI0	0	0	0	0	1	1	1	0	1	0	0	3	А	1	1	l12 = 1 : (INT) = "H" ?
Interrupt operation																	l12 = 0 : (INT) = "L" ?
errup	TAV1	0	0	0	1	0	1	0	1	0	0	0	5	4	1	1	(A) ← (V1)
<u>u</u>	TV1A	0	0	0	0	1	1	1	1	1	1	0	3	F	1	1	(V1) ← (A)
	TAV2	0	0	0	1	0	1	0	1	0	1	0	5	5	1	1	$(A) \leftarrow (V2)$
	TV2A	0	0	0	0	1	1	1	1	1	0	0	3	Е	1	1	$(V2) \leftarrow (A)$
	TAI1	1	0	0	1	0	1	0	0	1	1	2	5	3	1	1	$(A) \leftarrow (I1)$
	TI1A	1	0	0	0	0	1	0	1	1	1	2	1	7	1	1	$(I1) \leftarrow (A)$

Note: p is 0 to 31 for M34553M4/M4H.

p is 0 to 63 for M34553M8/M8H/G8/G8H.



Skip condition	Carry flag CY	Datailed description
_	-	Clears (0) to interrupt enable flag INTE, and disables the interrupt.
_	-	Sets (1) to interrupt enable flag INTE, and enables the interrupt.
V10 = 0: (EXF0) = 1	_	When $V10 = 0$: Clears (0) to the EXF0 flag and skips the next instruction when external 0 interrupt request flag EXF0 is "1." When the EXF0 flag is "0," executes the next instruction. When $V10 = 1$: This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1)
(INT) = "H" However, I12 = 1	-	When I12 = 1 : Skips the next instruction when the level of INT pin is "H." (I12: bit 2 of interrupt control reg- ister I1)
(INT) = "L" However, I12 = 0	-	When I12 = 0 : Skips the next instruction when the level of INT pin is "L."
-	_	Transfers the contents of interrupt control register V1 to register A.
_	-	Transfers the contents of register A to interrupt control register V1.
-	-	Transfers the contents of interrupt control register V2 to register A.
-	-	Transfers the contents of register A to interrupt control register V2.
-	-	Transfers the contents of interrupt control register I1 to register A.
-	-	Transfers the contents of register A to interrupt control register I1.



Parameter						In	stru	ction	cod	le					er of s	er of s	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		ade otat	cimal ion	Number (words	Number o cycles	Function
	TPAA	1	0	1	0	1	0	1	0	1	0	2	A	А	1	1	$(PA) \leftarrow (A)$
	TAW1	1	0	0	1	0	0	1	0	1	1	2	4	В	1	1	(A) ← (W1)
	TW1A	1	0	0	0	0	0	1	1	1	0	2	0	Е	1	1	$(W1) \leftarrow (A)$
	TAW2	1	0	0	1	0	0	1	1	0	0	2	4	С	1	1	$(A) \leftarrow (W2)$
	TW2A	1	0	0	0	0	0	1	1	1	1	2	0	F	1	1	$(W2) \leftarrow (A)$
	TAW3	1	0	0	1	0	0	1	1	0	1	2	4	D	1	1	$(A) \leftarrow (W3)$
	ТѠЗА	1	0	0	0	0	1	0	0	0	0	2	1	0	1	1	$(W3) \leftarrow (A)$
	TAW4	1	0	0	1	0	0	1	1	1	0	2	4	Е	1	1	$(A) \leftarrow (W4)$
	TW4A	1	0	0	0	0	1	0	0	0	1	2	1	1	1	1	$(W4) \leftarrow (A)$
	TABPS	1	0	0	1	1	1	0	1	0	1	2	7	5	1	1	$\begin{array}{l} (B) \leftarrow (TPS7-TPS4) \\ (A) \leftarrow (TPS3-TPS0) \end{array}$
	TPSAB	1	0	0	0	1	1	0	1	0	1	2	3	5	1	1	$\begin{array}{l} (RPS7-RPS4) \leftarrow (B) \\ (TPS7-TPS4) \leftarrow (B) \\ (RPS3-RPS0) \leftarrow (A) \\ (TPS3-TPS0) \leftarrow (A) \end{array}$
	TAB1	1	0	0	1	1	1	0	0	0	0	2	7	0	1	1	
Timer operation	T1AB	1	0	0	0	1	1	0	0	0	0	2	3	0	1	1	$(R17-R14) \leftarrow (B)$ $(T17-T14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$ $(T13-T10) \leftarrow (A)$
Time	TAB2	1	0	0	1	1	1	0	0	0	1	2	7	1	1	1	(B) ← (T27–T24) (A) ← (T23–T20)
	T2AB	1	0	0	0	1	1	0	0	0	1	2	3	1	1	1	$(R2L7-R2L4) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R2L3-R2L0) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$
	T2HAB	1	0	1	0	0	1	0	1	0	0	2	9	4	1	1	(R2H7–R2H4) ← (B) (R2H3–R2H0) ← (A)
	TR1AB	1	0	0	0	1	1	1	1	1	1	2	3	F	1	1	(R17–R14) ← (B) (R13–R10) ← (A)
	T2R2L	1	0	1	0	0	1	0	1	0	1	2	9	5	1	1	$(T27-T20) \leftarrow (R2L7-R2L0)$
	TLCA	1	0	0	0	0	0	1	1	0	1	2	0	D	1	1	$(LC) \leftarrow (A)$ $(RLC) \leftarrow (A)$
	SNZT1	1	0	1	0	0	0	0	0	0	0	2	8	0	1	1	V12 = 0: (T1F) = 1 ? (T1F) ← 0 V12 = 1: SNZT1 = NOP
	SNZT2	1	0	1	0	0	0	0	0	0	1	2	8	1	1	1	V13 = 0: (T2F) = 1 ? (T2F) ← 0 V13 = 1: SNZT2 = NOP
	SNZT3	1	0	1	0	0	0	0	0	1	0	2	8	2	1	1	V20 = 0: (T3F) = 1 ? (T3F) ← 0 V20 = 1: SNZT3 = NOP



Skip condition	Carry flag CY	Datailed description
_	-	Transfers the contents of register A to timer control register PA.
_	-	Transfers the contents of timer control register W1 to register A.
-	-	Transfers the contents of register A to timer control register W1.
-	-	Transfers the contents of timer control register W2 to register A.
-	-	Transfers the contents of register A to timer control register W2.
-	-	Transfers the contents of timer control register W3 to register A.
-	-	Transfers the contents of register A to timer control register W3.
-	-	Transfers the contents of timer control register W4 to register A.
-	-	Transfers the contents of register A to timer control register W4.
-	-	Transfers the high-order 4 bits of prescaler to register B, and transfers the low-order 4 bits of prescaler to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS, and transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS.
_	-	Transfers the high-order 4 bits of timer 1 to register B, and transfers the low-order 4 bits of timer 1 to regis- ter A.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1.
_	-	Transfers the high-order 4 bits of timer 2 to register B, and transfers the low-order 4 bits of timer 2 to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2L, and transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2L.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 2 reload register R2H, and transfers the contents of register A to the low-order 4 bits of timer 2 reload register R2H.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 reload register R1.
-	-	Transfers the contents of timer 2 reload register R2L to timer 2.
-	-	Transfers the contents of register A to timer LC and timer LC reload register RLC.
V12 = 0: (T1F) = 1	-	When V12 = 0 : Clears (0) to the T1F flag and skips the next instruction when timer 1 interrupt request flag T1F is "1". When the T1F flag is "0", executes the next instruction. When V12 = 1 : This instruction is equivalent to the NOP instruction. (V12: bit 2 of interrupt control register V1)
V13 = 0: (T2F) =1	-	When V13 = 0 : Clears (0) to the T2F flag and skips the next instruction when timer 2 interrupt request flag T2F is "1". When the T2F flag is "0", executes the next instruction. When V13 = 1 : This instruction is equivalent to the NOP instruction. (V13: bit 3 of interrupt control register V1)
V20 = 0: (T3F) = 1	-	When V20 = 0 : Clears (0) to the T3F flag and skips the next instruction when timer 3 interrupt request flag T3F is "1". When the T3F flag is "0", executes the next instruction. When V20 = 1 : This instruction is equivalent to the NOP instruction. (V20: bit 0 of interrupt control register V2)

RENESAS

Parameter						In	stru	ction	cod	е					er of ds	er of es	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		ade otat	cimal ion	Number of words	Number of cycles	Function
	IAP0	1	0	0	1	1	0	0	0	0	0	2	6	0	1	1	(A) ← (P0)
	OP0A	1	0	0	0	1	0	0	0	0	0	2	2	0	1	1	$(P0) \leftarrow (A)$
	IAP1	1	0	0	1	1	0	0	0	0	1	2	6	1	1	1	$(A) \leftarrow (P1)$
	OP1A	1	0	0	0	1	0	0	0	0	1	2	2	1	1	1	(P1) ← (A)
	IAP2	1	0	0	1	1	0	0	0	1	0	2	6	2	1	1	$(A) \leftarrow (P2)$
	OP2A	1	0	0	0	1	0	0	0	1	0	2	2	2	1	1	(P2) ← (A)
	CLD	0	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 1
	RD	0	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$\begin{array}{l} (D(Y)) \leftarrow 0 \\ (Y) = 0 \text{ to } 7 \end{array}$
	SD	0	0	0	0	0	1	0	1	0	1	0	1	5	1	1	$\begin{array}{l} (D(Y)) \leftarrow 1 \\ (Y) = 0 \text{ to } 7 \end{array}$
	SZD	0	0	0	0	1	0	0	1	0	0	0	2	4	1	1	(D(Y)) = 0 ? (Y) = 0 to 5
ion		0	0	0	0	1	0	1	0	1	1	0	2	В	1	1	(1) = 0.005
Input/Output operation	RCP	1	0	1	0	0	0	1	1	0	0	2	8	С	1	1	$(C) \leftarrow 0$
out ol	SCP	1	0	1	0	0	0	1	1	0	1	2	8	D	1	1	(C) ← 1
t/Out	TAPU0	1	0	0	1	0	1	0	1	1	1	2	5	7	1	1	(A) ← (PU0)
Indu	TPU0A	1	0	0	0	1	0	1	1	0	1	2	2	D	1	1	(PU0) ← (A)
	TAPU1	1	0	0	1	0	1	1	1	1	0	2	5	Е	1	1	(A) ← (PU1)
	TPU1A	1	0	0	0	1	0	1	1	1	0	2	2	Е	1	1	$(PU1) \leftarrow (A)$
	TAK0	1	0	0	1	0	1	0	1	1	0	2	5	6	1	1	(A) ← (K0)
	ТКОА	1	0	0	0	0	1	1	0	1	1	2	1	В	1	1	(K0) ← (A)
	TAK1	1	0	0	1	0	1	1	0	0	1	2	5	9	1	1	(A) ← (K1)
	TK1A	1	0	0	0	0	1	0	1	0	0	2	1	4	1	1	(K1) ← (A)
	TAK2	1	0	0	1	0	1	1	0	1	0	2	5	А	1	1	(A) ← (K2)
	TK2A	1	0	0	0	0	1	0	1	0	1	2	1	5	1	1	(K2) ← (A)
	TFR0A	1	0	0	0	1	0	1	0	0	0	2	2	8	1	1	$(FR0) \leftarrow (A)$
	TFR1A	1	0	0	0	1	0	1	0	0	1	2	2	9	1	1	$(FR1) \leftarrow (A)$
	TFR2A	1	0	0	0	1	0	1	0	1	0	2	2	А	1	1	$(FR2) \leftarrow (A)$



Skip condition	Carry flag CY	Datailed description
-	-	Transfers the input of port P0 to register A.
-	-	Outputs the contents of register A to port P0.
-	-	Transfers the input of port P1 to register A.
-	-	Outputs the contents of register A to port P1.
-	-	Transfers the input of port P2 to register A.
-	-	Outputs the contents of register A to port P2.
-	-	Sets (1) to all port D.
-	-	Clears (0) to a bit of port D specified by register Y.
-	_	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 However, (Y)=0 to 5	-	Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when a bit of port D specified by register Y is "1."
-	_	Clears (0) to port C.
-	_	Sets (1) to port C.
-	_	Transfers the contents of pull-up control register PU0 to register A.
-	_	Transfers the contents of register A to pull-up control register PU0.
_	_	Transfers the contents of pull-up control register PU1 to register A.
-	_	Transfers the contents of register A to pull-up control register PU1.
_	_	Transfers the contents of key-on wakeup control register K0 to register A.
_	_	Transfers the contents of register A to key-on wakeup control register K0.
_	_	Transfers the contents of key-on wakeup control register K1 to register A.
_	_	Transfers the contents of register A to key-on wakeup control register K1.
-	-	Transfers the contents of key-on wakeup control register K2 to register A.
-	_	Transfers the contents of register A to key-on wakeup control register K2.
-	_	Transferts the contents of register A to port output structure control register FR0.
-	_	Transferts the contents of register A to port output structure control register FR1.
_	-	Transferts the contents of register A to port output structure control register FR2.

RENESAS

Parameter						In	stru	ctior	cod	le					er of Is	er of es	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otat	cimal ion	Number words	Number (cycles	Function
	TAL1	1	0	0	1	0	0	1	0	1	0	2	4	А	1	1	$(A) \leftarrow (L1)$
	TL1A	1	0	0	0	0	0	1	0	1	0	2	0	А	1	1	$(L1) \leftarrow (A)$
ratio	TL2A	1	0	0	0	0	0	1	0	1	1	2	0	В	1	1	$(L2) \leftarrow (A)$
LCD operation	TL3A	1	0	0	0	0	0	1	1	0	0	2	0	С	1	1	(L3) ← (A)
LCI	TC1A	1	0	1	0	1	0	1	0	0	0	2	A	8	1	1	$(C1) \leftarrow (A)$
	TC2A	1	0	1	0	1	0	1	0	0	1	2	A	9	1	1	$(C2) \leftarrow (A)$
u	CRCK	1	0	1	0	0	1	1	0	1	1	2	9	В	1	1	RC oscillator selected
Clock operation	TAMR	1	0	0	1	0	1	0	0	1	0	2	5	2	1	1	$(A) \leftarrow (MR)$
ck op	TMRA	1	0	0	0	0	1	0	1	1	0	2	1	6	1	1	$(MR) \leftarrow (A)$
Clo	TRGA	1	0	0	0	0	0	1	0	0	1	2	0	9	1	1	$(RG) \leftarrow (A)$
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	(PC) ← (PC) + 1
	POF	0	0	0	0	0	0	0	0	1	0	0	0	2	1	1	Transition to clock operating mode
	POF2	0	0	0	0	0	0	1	0	0	0	0	0	8	1	1	Transition to RAM back-up mode
	EPOF	0	0	0	1	0	1	1	0	1	1	0	5	в	1	1	POF, POF2 instructions valid
	SNZP	0	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?
	SINZF		0	0	0	0	0	0	0	1	1		0	5		1	
Other operation	WRST	1	0	1	0	1	0	0	0	0	0	2	A	0	1	1	(WDF1) = 1 ? (WDF1) ← 0
her op	DWDT	1	0	1	0	0	1	1	1	0	0	2	9	с	1	1	Stop of watchdog timer function enabled
ð	SRST	0	0	0	0	0	0	0	0	0	1	0	0	1	1	1	System reset
	RUPT	0	0	0	1	0	1	1	0	0	0	0	5	8	1	1	$(UPTF) \leftarrow 0$
	SUPT	0	0	0	1	0	1	1	0	0	1	0	5	9	1	1	(UPTF) ← 1
	SVDE	1	0	1	0	0	1	0	0	1	1	2	9	3	1	1	At power down mode, voltage drop detection circuit valid

Note: SVDE instruction can be used only in H version.

Skip condition	Carry flag CY	Datailed description
-	-	Transfers the contents of LCD control register L1 to register A.
_	-	Transfers the contents of register A to LCD control register L1.
-	-	Transfers the contents of register A to LCD control register L2.
-	-	Transfers the contents of register A to LCD control register L3.
-	-	Transfers the contents of register A to LCD control register C1.
-	-	Transfers the contents of register A to LCD control register C2.
-	-	Selects the RC oscillation circuit for main clock, stops the on-chip oscillator (internal oscillator).
_	-	Transfers the contents of clock control regiser MR to register A.
-	-	Transfers the contents of register A to clock control register MR.
_	-	Transfers the contents of register A to clock control register RG.
_	-	No operation; Adds 1 to program counter value, and others remain unchanged.
_	-	Puts the system in clock operating mode by executing the POF instruction after executing the EPOF instruction.
-	-	Puts the system in RAM back-up mode by executing the POF2 instruction after executing the EPOF instruction.
-	-	Makes the immediate after POF or POF2 instruction valid by executing the EPOF instruction.
(P) = 1	-	Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged.
(WDF1) = 1	-	Clears (0) to the WDF1 flag and skips the next instruction when watchdog timer flag WDF1 is "1". When the WDF1 flag is "0", executes the next instruction. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.
_	-	Stops the watchdog timer function by the WRST instruction.
_	-	System reset occurs.
_	-	Clears (0) to the high-order bit reference enable flag UPTF.
_	-	Sets (1) to the high-order bit reference enable flag UPTF.
_	-	Validates the voltage drop detection circuit at power down (clock operating mode and RAM back-up mode).



INSTRUCTION CODE TABLE

	100		001																
ſ	09–D4	000000	000001	000010	000011	000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111	010000 010111	
D3-D0	Hex. notation	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10–17	18–1F
0000	0	NOP	BLA	SZB 0	BMLA	_	TASP	A 0	LA 0	TABP 0	TABP 16	TABP 32*	TABP 48*	BML	BML	BL	BL	вм	в
0001	1	SRST	CLD	SZB 1	-	_	TAD	A 1	LA 1	TABP 1	TABP 17	TABP 33*	TABP 49*	BML	BML	BL	BL	вм	в
0010	2	POF	_	SZB 2	-	_	ТАХ	A 2	LA 2	TABP 2	TABP 18	TABP 34*	TABP 50*	BML	BML	BL	BL	BM	в
0011	3	SNZP	INY	SZB 3	-	_	TAZ	A 3	LA 3	TABP 3	TABP 19	TABP 35*	TABP 51*	BML	BML	BL	BL	BM	в
0100	4	DI	RD	SZD	-	RT	TAV1	A 4	LA 4	TABP 4	TABP 20	TABP 36*	TABP 52*	BML	BML	BL	BL	BM	в
0101	5	EI	SD	SEAn	-	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21	TABP 37*	TABP 53*	BML	BML	BL	BL	BM	в
0110	6	RC	-	SEAM	-	RTI	-	A 6	LA 6	TABP 6	TABP 22	TABP 38*	TABP 54*	BML	BML	BL	BL	BM	В
0111	7	SC	DEY	-	-	-	-	A 7	LA 7	TABP 7	TABP 23	TABP 39*	TABP 55*	BML	BML	BL	BL	BM	В
1000	8	POF2	AND	-	SNZ0	LZ 0	RUPT	A 8	LA 8	TABP 8	TABP 24	TABP 40*	TABP 56*	BML	BML	BL	BL	BM	в
1001	9	_	OR	TDA	_	LZ 1	SUPT	A 9	LA 9	TABP 9	TABP 25	TABP 41*	TABP 57*	BML	BML	BL	BL	BM	в
1010	А	AM	ТЕАВ	TABE	SNZI0	LZ 2	-	A 10	LA 10	TABP 10	TABP 26	TABP 42*	TABP 58*	BML	BML	BL	BL	BM	в
1011	В	AMC	_	-	-	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27	TABP 43*	TABP 59*	BML	BML	BL	BL	BM	В
1100	С	TYA	СМА	-	_	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28	TABP 44*	TABP 60*	BML	BML	BL	BL	BM	в
1101	D	_	RAR	-	-	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29	TABP 45*	TABP 61*	BML	BML	BL	BL	BM	в
1110	Е	ТВА	ТАВ	-	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30	TABP 46*	TABP 62*	BML	BML	BL	BL	BM	в
1111	F	-	TAY	szc	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31	TABP 47*	TABP 63*	BML	BML	BL	BL	BM	в

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D9–D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	1p	paaa	aaaa
BML	1р	paaa	aaaa
BLA	1p	pp00	pppp
BMLA	1p	pp00	pppp
SEA	00	0111	nnnn
SZD	00	0010	1011

• * cannot be used in the M3455xM4/M4H.

~						1												
7	D9–D4	100000	100001	100010	100011	100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111	110000 111111
D3–D0	Hex. notation	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30–3F
0000	0	-	тwза	OP0A	T1AB	-	-	IAP0	TAB1	SNZT1	-	WRST	TMA 0	TAM 0	XAM 0	XAMI 0	XAMD 0	LXY
0001	1	_	TW4A	OP1A	T2AB	-	_	IAP1	TAB2	SNZT2	-	-	TMA 1	TAM 1	XAM 1	XAMI 1	XAMD 1	LXY
0010	2	-	-	OP2A	-	-	TAMR	IAP2	_	SNZT3	-	-	TMA 2	TAM 2	XAM 2	XAMI 2	XAMD 2	LXY
0011	3	-	-	-	-	-	TAI1	Ι	_	-	SVDE**	_	TMA 3	TAM 3	XAM 3	XAMI 3	XAMD 3	LXY
0100	4	-	TK1A	-	_	-	-	_	_	-	T2HAB	_	TMA 4	TAM 4	XAM 4	XAMI 4	XAMD 4	LXY
0101	5	-	TK2A	-	TPSAB	_	-	-	TABPS	_	T2R2L	_	TMA 5	TAM 5	XAM 5	XAMI 5	XAMD 5	LXY
0110	6	-	TMRA	-	-	-	TAK0	-	-	-	-	-	TMA 6	TAM 6	XAM 6	XAMI 6	XAMD 6	LXY
0111	7	-	TI1A	-	-	_ `	TAPU0	-	-	-	-	-	TMA 7	TAM 7	XAM 7	XAMI 7	XAMD 7	LXY
1000	8	-	-	TFR0A	-	-	-	Ι	-	-	-	TC1A	TMA 8	TAM 8	XAM 8	XAMI 8	XAMD 8	LXY
1001	9	TRGA	-	TFR1A	-	-	TAK1	Ι	-	-	-	TC2A	TMA 9	TAM 9	XAM 9	XAMI 9	XAMD 9	LXY
1010	А	TL1A	-	TFR2A	-	TAL1	TAK2	Ι	-	-	-	TPAA	TMA 10	TAM 10	XAM 10	XAMI 10	XAMD 10	LXY
1011	В	TL2A	TK0A	-	-	TAW1	-	-	-	-	CRCK	-	TMA 11	TAM 11	XAM 11	XAMI 11	XAMD 11	LXY
1100	с	TL3A	-	-	-	TAW2	-	_	_	RCP	DWDT	_	TMA 12	TAM 12	XAM 12	XAMI 12	XAMD 12	LXY
1101	D	TLCA	-	TPU0A	_	ТАѠЗ	-	-	-	SCP	-	-	TMA 13	TAM 13	XAM 13	XAMI 13	XAMD 13	LXY
1110	E	TW1A	-	TPU1A	_	TAW4	TAPU1	-	_	-	-	_	TMA 14	TAM 14	XAM 14	XAMI 14	XAMD 14	LXY
1111	F	TW2A	-	-	TR1AB	-	-	-	-	-	-	-	TMA 15	TAM 15	XAM 15	XAMI 15	XAMD 15	LXY

INSTRUCTION CODE TABLE (continued)

The above table shows the relationship between machine language codes and machine language instructions. D₃–D₀ show the loworder 4 bits of the machine language code, and D₉–D₄ show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	1p	paaa	aaaa
BML	1р	paaa	aaaa
BLA	1р	pp00	рррр
BMLA	1р	pp00	pppp
SEA	00	0111	nnnn
SZD	00	0010	1011

• ** can be used only in the M3455xM4H/M8H/G8H.

ELECTRICAL CHARACTERISTICS

(1) Mask ROM version

ABSOLUTE MAXIMUM RATINGS (Mask ROM version)

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply voltage		-0.3 to 6.5	V
VI	Input voltage P0, P1, P2, D0–D5, RESET, INT, XIN, XCIN		-0.3 to VDD+0.3	V
VI	Input voltage CNTR		-0.3 to VDD+0.3	V
Vo	Output voltage P0, P1, P2, D0–D7, RESET, CNTR	Output transistors in cut-off state	-0.3 to VDD+0.3	V
Vo	Output voltage C, XOUT, XCOUT		-0.3 to VDD+0.3	V
Vo	Output voltage SEG0-SEG28, COM0-COM3		-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range		-20 to 85	°C
Tstg	Storage temperature range		-40 to 125	°C



RECOMMENDED OPERATING CONDITIONS 1

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Condi	tions		Limits	1	Uni
				Min.	Тур.	Max.	_
VDD	Supply voltage	. ,		4		5.5	V
	(when ceramic resonator is used)	$f(STCK) \le 6 \text{ MHz}$ $f(STCK) \le 4.4 \text{ MHz}$ $f(STCK) \le 2.2 \text{ MHz}$ $f(STCK) \le 1.1 \text{ MHz}$ $f(STCK) \le 1.1 \text{ MHz}$ $f(STCK) \le 4.4 \text{ MHz}$ $f(STCK) = 1.4 \text{ Mz}$ $f(STCK) =$		2.7		5.5	
				2		5.5	
		f(STCK) ≤ 1.1 MHz		1.8		5.5	
Vdd	Supply voltage			1.8		5.5	V
	(when quartz-crystal/on-chip						
	oscillation is used)						
Vdd	Supply voltage	f(STCK) ≤ 4.4 MHz		2.7		5.5	V
	(when RC oscillation is used)						
Vram	RAM back-up voltage	at RAM back-up mode		1.6			V
Vss	Supply voltage				0		V
VLC3	LCD power supply (Note 1)			1.8		Vdd	V
Viн	"H" level input voltage	P0, P1, P2, D0-D5		0.8Vdd		Vdd	V
		XIN, XCIN		0.7Vdd		Vdd	
		RESET		0.85Vdd		Vdd	
		INT		0.85Vdd		Vdd	
		CNTR		0.8Vdd		Vdd	
VIL	"L" level input voltage	P0, P1, P2, D0–D5		0		0.2Vdd	V
		XIN, XCIN		0		0.3Vdd	
		RESET		0		0.3Vdd	
		INT		0		0.15VDD	1
		CNTR		0		0.15VDD	
IOн(peak)	"H" level peak output current	P0, P1, P2, D0–D5	VDD = 5 V			-20	mA
. ,			VDD = 3 V			-10	1
		С	VDD = 5 V			-30	
		CNTR	VDD = 3 V			-15	7
IOн(avg)	"H" level average output current	P0, P1, P2, D0–D5	VDD = 5 V			-10	mA
(0,	(Note 2)		VDD = 3 V			-5	1
		С	VDD = 5 V			-20	
		CNTR	VDD = 3 V			-10	-
IOL(peak)	"L" level peak output current	P0. P1. P2. D0–D7. C	VDD = 5 V			24	mA
ů /			VDD = 3 V			12	-
			VDD = 5 V			10	
			VDD = 3 V			4	
IOL(avg)	"L" level average output current	P0, P1, P2, D0–D7, C	VDD = 5 V			15	mA
(3)	(Note 2)		VDD = 3 V			7	1
			VDD = 5 V			5	1
			VDD = 3 V			2	1
ΣIOH(avg)	"H" level total average current	P0, P1, P2, D0–D5, C, C				-40	mA
ΣIOL(avg)	"L" level total average current	P0, P1, P2, D0–D5, C, C				60	m/
(4.9)		D6, D7, RESET				60	-

Notes 1: At 1/2 bias: VLC1 = VLC2 = (1/2)•VLC3

At 1/3 bias: VLC1 = (1/3)•VLC3, VLC2 = (2/3)•VLC3

2: The average output current is the average value during 100 ms.




RECOMMENDED OPERATING CONDITIONS 2

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Cor	nditions		Limits	-	Unit
Cynibol				Min.	Тур.	Max.	Onic
f(XIN)	Oscillation frequency	Through mode	VDD = 4 to 5.5 V			6	MHz
	(with a ceramic resonator)		VDD = 2.7 to 5.5 V			4.4	
			VDD = 2 to 5.5 V			2.2	
			VDD = 1.8 to 5.5 V			1.1	
		Frequency/2 mode	VDD = 2.7 to 5.5 V			6	
			VDD = 2 to 5.5 V			4.4	
			VDD = 1.8 to 5.5 V			2.2	
		Frequency/4 mode	VDD = 2 to 5.5 V			6	
			VDD = 1.8 to 5.5 V			4.4	
		Frequency/8 mode	VDD = 1.8 to 5.5 V			6	
f(XIN)	Oscillation frequency	VDD = 2.7 to 5.5 V				4.4	MHz
	(at RC oscillation) (Note)						
f(XIN)	Oscillation frequency	Through mode	VDD = 4 to 5.5 V			4.8	MHz
	(with a ceramic oscillation selected,		VDD = 2.7 to 5.5 V			3.2	
	external clock input)		VDD = 2 to 5.5 V			1.6	
			VDD = 1.8 to 5.5 V			0.8	
		Frequency/2 mode	VDD = 2.7 to 5.5 V			4.8	
			VDD = 2 to 5.5 V			3.2	
			VDD = 1.8 to 5.5 V			1.6	
		Frequency/4 mode	VDD = 2 to 5.5 V			4.8	
			VDD = 1.8 to 5.5 V			3.2	
		Frequency/8 mode	VDD = 1.8 to 5.5 V			4.8	
f(XCIN)	Oscillation frequency (sub-clock)	Quartz-crystal oscillator	1			50	kHz
f(CNTR)	Timer external input frequency	CNTR				f(STCK)/6	Hz
tw(CNTR)	Timer external input period	CNTR		3/f(STCK)			S
	("H" and "L" pulse width)						
TPON	Power-on reset circuit	$VDD = 0 \rightarrow 1.8 V$				100	μs
	valid supply voltage rising time						

Note: The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.





System clock (STCK) operating condition map (Mask ROM version)



ELECTRICAL CHARACTERISTICS 1

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Tes	t conditions		Limits		Unit
				Min.	Тур.	Max.	
Vон	"H" level output voltage	VDD = 5 V	Iон = -10 mA	3			V
	P0, P1, P2, D0–D5		Iон = –3 mA	4.1			-
		VDD = 3 V	Iон = -5 mA	2.1			-
			IOH = -1 mA	2.4			
Vон	"H" level output voltage	VDD = 5 V	Іон = –20 mA	3			V
	C, CNTR		IOH = -6 mA	4.1			-
		VDD = 3 V	Iон = -10 mA	2.1			-
			Iон = -3 mA	2.4			
Vol	"L" level output voltage	VDD = 5 V	IOL = 15 mA			2	V
	P0, P1, P2, D0–D7, C, CNTR		IOL = 5 mA			0.9	
		VDD = 3 V	IOL = 9 mA			1.4	
			IOL = 3 mA			0.9	
Vol	"L" level output voltage	Vdd = 5 V	IOL = 5 mA			2	V
	RESET		IOL = 1 mA			0.6	-
		Vdd = 3 V	IOL = 2 mA			0.9	
Ін	"H" level input current	VI = VDD				2	μA
	P0, P1, P2, D0–D5, XIN, XCIN, RESET						
	CNTR, INT						
lı∟	"L" level input current	VI = 0 V P0, P1 No	pull-up			-2	μA
	P0, P1, P2, D0–D5, XIN, XCIN, RESET						
	CNTR, INT						
Rpu	Pull-up resistor value	VI = 0 V	VDD = 5 V	30	60	125	kΩ
	P0, P1, RESET		VDD = 3 V	50	120	250	
Vt+ – Vt–	Hysteresis RESET	VDD = 5 V			1		V
		VDD = 3 V			0.4		
Vt+ – Vt–	Hysteresis INT	VDD = 5 V			0.6		V
		Vdd = 3 V			0.3		
Vt+ – Vt–	Hysteresis CNTR	Vdd = 5 V			0.2		V
		Vdd = 3 V			0.2		
f(RING)	On-chip oscillator clock frequency	Vdd = 5 V		200	500	700	kHz
		VDD = 3 V		100	250	400	
∆f(Xin)	Frequency error	VDD = 5 V ± 10 %, 7	ā = 25 °C			±17	%
	(with RC oscillation,						
	error of external R, C not included)	VDD = 3 V ± 10 %, 7	ā = 25 °C			±17	
	(Note 1)						
RCOM	COM output impedance	VDD = 5 V			1.5	7.5	kΩ
	(Note 2)	VDD = 3 V			2	10	
RSEG	SEG output impedance	VDD = 5 V			1.5	7.5	kΩ
	(Note 2)	VDD = 3 V			2	10	
RVLC	Internal resistor for LCD power supply	When dividing resis	tor 2r X 3 selected	300	480	960	kΩ
		When dividing resis		200	320	640	
		When dividing resis		150	240	480	
		When dividing resis		100	160	320	

Notes 1: When RC oscillation is used, use the external 33 pF capacitor (C).

2: The impedance state is the resistor value of the output voltage.

at VLC3 level output: VO = 0.8 VLC3

at VLC2 level output: VO = 0.8 VLC2

at VLC1 level output: VO = 0.2 VLC2 + VLC1

at Vss level output: Vo = 0.2 Vss



ELECTRICAL CHARACTERISTICS 2

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol		Parameter	Test	conditions		Limits		- Uni
Cymbol				Conditions	Min.	Тур.	Max.	
DD	Supply current	at active mode	Vdd = 5 V	f(STCK) = f(XIN)/8		1.2	2.4	m/
		(with a ceramic resonator)	f(XIN) = 6 MHz	f(STCK) = f(XIN)/4		1.3	2.6	
			f(RING) = stop	f(STCK) = f(XIN)/2		1.6	3.2	
			f(XCIN) = stop	f(STCK) = f(XIN)		2.2	4.4	
			VDD = 5 V	f(STCK) = f(XIN)/8		0.9	1.8	m
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		1	2	
			f(RING) = stop	f(STCK) = f(XIN)/2		1.2	2.4	
			f(XCIN) = stop	f(STCK) = f(XIN)		1.6	3.2	
			VDD = 3 V	f(STCK) = f(XIN)/8		0.3	0.6	m
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		0.4	0.8	
			f(RING) = stop	f(STCK) = f(XIN)/2		0.5	1.0	
			f(XCIN) = stop	f(STCK) = f(XIN)		0.7	1.4	
		at active mode	Vdd = 5 V	f(STCK) = f(RING)/8		50	100	μ
		(with an on-chip oscillator)	f(XIN) = stop	f(STCK) = f(RING)/4		60	120	1
			f(RING) = active	f(STCK) = f(RING)/2		80	160	1
			f(XCIN) = stop	f(STCK) = f(RING)		120	240	1
			VDD = 3 V	f(STCK) = f(RING)/8		10	20	μ
			f(XIN) = stop	f(STCK) = f(RING)/4		13	26	1
			f(RING) = active	f(STCK) = f(RING)/2		19	38	1
			f(XCIN) = stop	f(STCK) = f(RING)		31	62	1
		at active mode	Vdd = 5 V	f(STCK) = f(XCIN)/8		7	14	μ
		(with a quartz-crystal	f(XIN) = stop	f(STCK) = f(XCIN)/4		8	16	1
		oscillator)	f(RING) = stop	f(STCK) = f(XCIN)/2		10	20	
			f(XCIN) = 32 kHz	f(STCK) = f(XCIN)		14	28	
			VDD = 3 V	f(STCK) = f(XCIN)/8		5	10	μ
			f(XIN) = stop	f(STCK) = f(XCIN)/4		6	12	1
			f(RING) = stop	f(STCK) = f(XCIN)/2		7	14	1
			f(XCIN) = 32 kHz	f(STCK) = f(XCIN)		8	16	
		at clock operation mode	f(XCIN) = 32 kHz	VDD = 5 V		6	12	μ
		(POF instruction execution)		VDD = 3 V		5	10	1
		at RAM back-up mode	Ta = 25 °C			0.1	2	μ
		(POF2 instruction execution)	Vdd = 5 V				10	1
		· · · · · · · · · · · · · · · · · · ·	VDD = 3 V				6	1

RENESAS

VOLTAGE DROP DETECTION CIRCUIT CHARACTERISTICS

(Mask ROM version: Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		- Unit	
Symbol			Min.	Тур.	Max.	Unit	
Vrst-	Detection voltage	Ta = 25 °C	1.6	1.8	2	V	
	(reset occurs) (Note 2)	-20 °C ≤ Ta < 0 °C	1.7		2.3		
		0 °C ≤ Ta < 50 °C	1.4		2.2	1	
		50 °C ≤ Ta ≤ 85 °C	1.2		1.9	-	
Vrst+	Detection voltage	Ta = 25 °C	1.7	1.9	2.1	V	
	(reset release) (Note 3)	-20 °C ≤ Ta < 0 °C	1.8		2.4	-	
		0 °C ≤ Ta < 50 °C	1.5		2.3]	
		50 °C ≤ Ta ≤ 85 °C	1.3		2		
Vrst ⁺ -	Detection voltage hysteresis			0.1		V	
Vrst-							
IRST	Operation current (Note 4)	VDD = 5 V		50	100	μA	
		VDD = 3 V		30	60	1	
TRST	Detection time (Note 5)	$VDD \rightarrow (VRST^ 0.1 V)$		0.2	1.2	ms	

Notes 1: The voltage drop detection circuit is equipped with only the H version.

2: The detection voltage (VRST) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.

3: The detection voltage (VRST⁺) is defined as the voltage when reset is released when the supply voltage (VDD) is rising from reset occurs.

4: In the H version, IRST is added to IDD (supply current).

5: The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST-0.1 V].

6: The detection voltages (VRST⁺, VRST⁻) are set up lower than the minimum value of the supply voltage of the recommended operating conditions. As for details, refer to the LIST OF PRECAUTIONS.



(2) One Time PROM version

ABSOLUTE MAXIMUM RATINGS (One Time PROM version)

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply voltage		-0.3 to 4.0	V
VI	Input voltage P0, P1, P2, D0–D5, RESET, INT, XIN, XCIN		-0.3 to VDD+0.3	V
VI	Input voltage CNTR		-0.3 to VDD+0.3	V
Vo	Output voltage P0, P1, P2, D0-D7, RESET, CNTR	Output transistors in cut-off state	-0.3 to VDD+0.3	V
Vo	Output voltage C, XOUT, XCOUT		-0.3 to VDD+0.3	V
Vo	Output voltage SEG0-SEG28, COM0-COM3		-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range		-20 to 85	°C
Tstg	Storage temperature range		-40 to 125	°C



RECOMMENDED OPERATING CONDITIONS 1

(One Time PROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 3.6 V, unless otherwise noted)

Symbol	Baramatar	Conditions			Limits			
Symbol	Parameter			Min.	Тур.	Max.	Uni	
Vdd	Supply voltage	f(STCK) ≤ 4.4 MHz		2.7		3.6	V	
	(when ceramic resonator is used)	f(STCK) ≤ 2.2 MHz		2		3.6	1	
		f(STCK) ≤ 1.1 MHz		1.8		3.6	1	
Vdd	Supply voltage			1.8		3.6	V	
	(when quartz-crystal/on-chip							
	oscillator is used)							
Vdd	Supply voltage	f(STCK) ≤ 4.4 MHz	f(STCK) ≤ 4.4 MHz			3.6	V	
	(when RC oscillation is used)							
Vram	RAM back-up voltage	at RAM back-up mode		1.6			V	
Vss	Supply voltage				0		V	
VLC3	LCD power supply (Note 1)			1.8		Vdd	V	
Viн	"H" level input voltage	P0, P1, P2, D0–D5		0.8Vdd		Vdd	V	
		XIN, XCIN		0.7Vdd		Vdd	1	
		RESET		0.85Vdd		Vdd		
		INT		0.85Vdd		Vdd]	
		CNTR		0.8Vdd		Vdd	1	
VIL	"L" level input voltage	P0, P1, P2, D0-D5		0		0.2Vdd	V	
		Xin, Xcin Reset INT		0		0.3Vdd	-	
				0		0.3Vdd		
				0		0.15Vdd		
		CNTR		0		0.15Vdd		
IOн(peak)	"H" level peak output current	P0, P1, P2, D0–D5	VDD = 3 V			-10	mA	
		C, CNTR	VDD = 3 V			-15	-	
Iон(avg)	"H" level average output current	P0, P1, P2, D0–D5	VDD = 3 V			-5	mA	
	(Note 2)	C, CNTR	VDD = 3 V			-10		
IOL(peak)	"L" level peak output current	P0, P1, P2, D0–D7,	VDD = 3 V			12	mA	
		C, CNTR						
		RESET	VDD = 3 V			4		
IOL(avg)	"L" level average output current	P0, P1, P2, D0–D7,	VDD = 3 V			7	mA	
	(Note 2)	C, CNTR						
		RESET	VDD = 3 V			2		
Σloн(avg)	"H" level total average current	P0, P1, P2, D0–D5, C,	CNTR			-40	mA	
ΣIOL(avg)	"L" level total average current	P0, P1, P2, D0–D5, C,	CNTR			60	mA	
		D6, D7, RESET				60	1	

Notes 1: At 1/2 bias: VLC1 = VLC2 = (1/2)•VLC3 At 1/3 bias: VLC1 = (1/3)•VLC3, VLC2 = (2/3)•VLC3

2: The average output current is the average value during 100 ms.


RECOMMENDED OPERATING CONDITIONS 2

(One Time PROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 3.6 V, unless otherwise noted)

Symbol	Parameter	Cor	ditions	Limits			Unit
Cymbol				Min.	Тур.	Max.	
f(XIN)	Oscillation frequency	Through mode	VDD = 2.7 to 3.6 V			4.4	MHz
	(with a ceramic resonator)		VDD = 2 to 3.6 V			2.2	
			VDD = 1.8 to 3.6 V			1.1	
		Frequency/2 mode	VDD = 2.7 to 3.6 V			6	
			VDD = 2 to 3.6 V			4.4	ĺ
			VDD = 1.8 to 3.6 V			2.2	
		Frequency/4 mode	VDD = 2 to 3.6 V			6	
			VDD = 1.8 to 3.6 V			4.4	
		Frequency/8 mode	VDD = 1.8 to 3.6 V			6	
f(XIN)	Oscillation frequency (at RC oscillation) (Note)	VDD = 2.7 to 3.6 V				4.4	MHz
f(XIN)	Oscillation frequency	Through mode	VDD = 2.7 to 3.6 V			3.2	MHz
	(with a ceramic oscillation circuit		VDD = 2 to 3.6 V			1.6	
	selected, external clock input)		VDD = 1.8 to 3.6 V			0.8	
		Frequency/2 mode	VDD = 2.7 to 3.6 V			4.8	ĺ
			VDD = 2 to 3.6 V			3.2	
			VDD = 1.8 to 3.6 V			1.6	
		Frequency/4 mode	VDD = 2 to 3.6 V			4.8	1
			VDD = 1.8 to 3.6 V			3.2	[
		Frequency/8 mode	VDD = 1.8 to 3.6 V			4.8	
f(XCIN)	Oscillation frequency (with a quartz-crystal oscillator)	Quartz-crystal oscillator				50	kHz
f(CNTR)	Timer external input frequency	CNTR				f(STCK)/6	Hz
tw(CNTR)	Timer external input period	CNTR		3/f(STCK)			s
	("H" and "L" pulse width)			, í			ĺ
TPON	Power-on reset circuit	$VDD = 0 \rightarrow 1.8 V$				100	μs
	valid supply voltage rising time						ĺ

Note: The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.





System clock (STCK) operating condition map (One Time PROM version)

RENESAS

ELECTRICAL CHARACTERISTICS

(One Time PROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 3.6 V, unless otherwise noted)

Symbol Parameter		Parameter	Test conditions		Limits			Unit
Cymbol					Min.	Тур.	Max.	
Vон	"H" level output	voltage	Vdd = 3 V	Iон = -5 mA	2.1			V
	P0, P1, P2, D0-	-D5		Iон = –1 mA	2.4			
Vон	"H" level output voltage C, CNTR		VDD = 3 V	IOH = -10 mA	2.1			V
				Iон = –3 mA	2.4			
Vol	"L" level output	voltage	VDD = 3 V	IOL = 9 mA			1.4	V
	P0, P1, P2, Do-	-D7, C, CNTR		IOL = 3 mA			0.9	
Vol	"L" level output	voltage	VDD = 3 V	IOL = 2 mA			0.9	V
Ін	"H" level input o	current	VI = VDD	1			2	μA
		-D5, XIN, XCIN, RESET						
	CNTR, INT	,,						
lil	"L" level input c	urrent	VI = 0 V P0, P1 No p	au-lluc			-2	μA
		-D5, XIN, XCIN, RESET					_	, p
	CNTR, INT							
Rpu	Pull-up resistor	value	VI = 0 V		50	120	250	kΩ
	P0, P1, RESET		Vdd = 3 V					
Vt+ – Vt–		ET	Vdd = 3 V			0.4		V
VT+ – VT–	Hysteresis INT		VDD = 3 V			0.3		V
Vt+ – Vt–	Hysteresis CNT	R	Vdd = 3 V			0.2		V
f(RING)	On-chip oscillat	or clock frequency	VDD = 3 V		100	250	400	kHz
Δf(XIN)	Frequency erro	, ,	VDD = 3 V ± 10 %, Ta = 25 °C				±17	%
· · /	(with RC oscillation,							
	,	I R, C not included)						
	(Note 1)	,,						
RCOM		pedance (Note 2)	VDD = 3 V			2	10	kΩ
RSEG		pedance (Note 2)	VDD = 3 V			2	10	kΩ
RVLC		for LCD power supply	When dividing resistor 2r × 3 selected			480	960	kΩ
			When dividing resistor 2r X 2 selected			320	640	1
			When dividing resist		200 150	240	480	-
			When dividing resistor r X 2 selected			160	320	-
IDD	Supply current	at active mode	VDD = 3 V	f(STCK) = f(XIN)/8	100	0.3	0.6	mA
		(with a ceramic resonator)	f(XIN) = 4 MHz	f(STCK) = f(XiN)/4		0.3	0.0	
			f(RING) = stop	f(STCK) = f(XIN)/2	+	0.4	1.2	-
			f(XCIN) = stop	f(STCK) = f(XIN)		0.0	1.8	1
		at active mode	$V_{DD} = 3 V$	f(STCK) = f(RING)/8	+	12	24	μA
		(with an on-chip oscillator)	f(XIN) = stop	f(STCK) = f(RING)/4		17	34	
			f(RING) = active	f(STCK) = f(RING)/2	+	27	54	-
			f(XCIN) = stop	f(STCK) = f(RING)/2	+	48	96	-
		at active mode	VDD = 3 V	f(STCK) = f(XCIN)/8	+	40 5	10	μA
		(with a quartz-crystal	f(XIN) = stop	f(STCK) = f(XCIN)/8	+	6	12	μΑ
		oscillator)	f(RING) = stop	f(STCK) = f(XCIN)/4		0 7	12	-
	1	usullatur)		f(STCK) = f(XCIN)/2 f(STCK) = f(XCIN)		9	14	-
								1
		at clock operation mode	f(XCIN) = 32 kHz					
		at clock operation mode	VDD = 3 V			5	10	μA
		at clock operation mode (POF instruction execution) at RAM back-up mode	· · ·					μA μA

Notes 1: When RC oscillation is used, use the external 33 pF capacitor (C).

2: The impedance state is the resistor value of the output voltage.

at VLC3 level output: VO = 0.8 VLC3

at VLC2 level output: VO = 0.8 VLC2

at VLC1 level output: VO = 0.2 VLC2 + VLC1

at Vss level output: Vo = 0.2 Vss



VOLTAGE DROP DETECTION CIRCUIT CHARACTERISTICS

(One Time PROM version: Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		- Unit
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	- Unit
Vrst-	Detection voltage	Ta = 25 °C	1.6	1.8	2	V
	(reset occurs) (Note 2)	-20 °C ≤ Ta < 0 °C	1.7		2.3	
		0 °C ≤ Ta < 50 °C	1.4		2.2	1
		50 °C ≤ Ta ≤ 85 °C	1.2		1.9	-
Vrst+	Detection voltage	Ta = 25 °C	1.7	1.9	2.1	V
	(reset release) (Note 3)	-20 °C ≤ Ta < 0 °C	1.8		2.4	_
		0 °C ≤ Ta < 50 °C	1.5		2.3	_
		50 °C ≤ Ta ≤ 85 °C	1.3		2	
Vrst+-	Detection voltage hysteresis			0.1		V
Vrst-						
IRST	Operation current (Note 4)	VDD = 3 V		30	60	μA
TRST	Detection time (Note 5)	$VDD \rightarrow (VRST^ 0.1 V)$		0.2	1.2	ms

Notes 1: The voltage drop detection circuit is equipped with only the H version.

2: The detection voltage (VRST) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.

3: The detection voltage (VRST*) is defined as the voltage when reset is released when the supply voltage (VDD) is rising from reset occurs.

4: In the H version, IRST is added to IDD (supply current).

5: The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST – 0.1 V].

6: The detection voltages (VRST⁺, VRST⁻) are set up lower than the minimum value of the supply voltage of the recommended operating conditions. As for details, refer to the LIST OF PRECAUTIONS.



BASIC TIMING DIAGRAM

Parameter P	Machine cycle Yin (signal) name	Mi	Mi+1	
System clock	STCK			
Port D output	D0-D7			×
Port D input	D0D5			
Ports P0, P1, P2 output	P00–P03 P10–P13 P20–P23	X		
Ports P0, P1, P2 input	P00–P03 P10–P13 P20–P23			
Interrupt input	INT			



BUILT-IN PROM VERSION

In addition to the mask ROM versions, the 4553 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

Table 19 Product of built-in PROM version

Table 19 shows the product of built-in PROM version. Figure 61 shows the pin configurations of built-in PROM versions. The One Time PROM version has pin-compatibility with the mask ROM version.

Table 19 Product of built-in PROM version							
Part number	PROM size	RAM size	Package	ROM type			
Fait liuilibei	(X 10 bits)	(X 4 bits)	Гаскаде	KOM type			
M34553G8FP	8192 words	288 words	PLQP0048KB-A	One Time PROM [shipped in blank]			
M34553G8HFP							

(1) PROM mode

The 4553 Group has a PROM mode in addition to a normal operation mode. It has a function to serially input/output the command codes, addresses, and data required for operation (e.g., read and program) on the built-in PROM using only a few pins. This mode can be selected by muddog entry after powering on the VDD pin. In the PROM mode, three types of software commands (read, program, and program verify) can be used. Clock-synchronous serial I/O is used, beginning from the LSB (LSB first).

(2) Notes on handling

③For the One Time PROM version shipped in blank, Renesas corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 60 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).

(3) Difference between Mask ROM version and One Time PROM version

Mask ROM version and One Time PROM version have some difference of the following characteristics within the limits of an electrical property by difference of a manufacture process, builtin ROM, and a layout pattern.

- a characteristic value
- a margin of operation
- the amount of noise-proof
- noise radiation, etc.,

Accordingly, be careful of them when swithcing.




Fig. 68 Flow of writing and test of the product shipped in blank






Fig. 69 Pin configuration of built-in PROM version

ROM CODE ACCESS PROTECTION

We would like to support a simple ROM code protection function that prevents a party other than the ROM-code owner to read and reprogram the built-in PROM code of the MCU.

First, Programmers must check the ID-code of the MCU.

If the ID-code is not blank, Programmer verifies it with the input IDcode. When the ID-codes do not match, Programmer will reject all further operations.

The MCU has each 10 bits of dedicated ROM spaces in address 009016 to 009616, as an ID-code (referred to as "the ID-code") enabling a Programmer to verify with the input ID-code and validate further operations.





Fig. 70 ROM-Code Protection ID Location



PACKAGE OUTLINE





REVISION HISTORY

4553 Group Data Sheet

Rev.	Date		Description
		Page	Summary
1.00	Jul. 23, 2003	_	First edition issued
1.01	Sep. 17, 2003	50	Voltage drop detection circuit (only in H version) revised.
		51	Table 15 revised.
			Timer functions, Timer control registers, Port level, and Notes 6 and 7)
		61	19 Voltage drop detection circuit (only in H version) revised.
		128	Fig.57 revised.
2.00	Feb. 24, 2004	1	FEATURES:
			• Minimum instruction execution time: time for One Time PROM version added.
			 Supply voltage of One Time PROM version revised.
		4	PERFORMANCE OVERVIEW:
			Minimum instruction execution time: time for One Time PROM version added.
			Supply voltage of One Time PROM version revised.
			Power dissipation: Values only for Mask ROM version are listed.
		29	Table 9: Timer 3; Count source and Use of output signal revised.
		48	(1) Power-on reset : "(only for H version)" eliminated.
			Description revised.
			Fig.37: "(only for H version)" added to Voltage drop detection circuit.
		50	Fig.40: Note revised.
		58	ROM ORDERING METHOD revised.
		61	Note on (18) Power-on reset : revised.
		120 to 132	ELECTRICAL CHARACTERISTICS revised.
			The table is separated to Mask ROM version and One Time PROM version.
			Supply voltage and supply current revised mainly.
			Note 6 is added to VOLTAGE DTOP DETECTION CIRCUIT CHARACTERISTICS.
3.00	Jul. 09, 2004	All pages	Words standardized: On-chip oscillator
		5	Description of RESET pin revised.
		31	Fig.23: Note added.
		39	Some description revised.
		40	Fig.28: "DI" instruction added.
		46	(5) LCD power supply circuit
			 Internal dividing resistor revised.
			Fig.34 d): "VLC3, VLC2, VLC1" added.
		47	Fig.35, Fig.36: Count revised.
		49	Fig.38: State of quartz-crystal oscillator added.
		61	Note on Power Source Voltage added.
		128	RECOMMENDED OPERATING CONDITIONS 1
			VDD (RC oscillation)
			Max.: 3.6

REVISION HISTORY

4553 Group Data Sheet

Rev.	Date		Description
		Page	Summary
3.01	Jun.15, 2005	All pages 1 4 36	Delete the following: "PRELIMINARY". Package name revised. PERFORMANCE OVERVIEW: Package name revised. •Prescaler and Timer 1 count start timing and count time when operation starts, •Timer 2 and Timer LC count start timing and count time when operation starts
		61	added. (13) Prescaler and Timer 1 count start timing and count time when operation starts, (14) Timer and Timer LC count start timing and count time when operation starts added.
		136 138	Table 19: Package name revised. PACKAGE OUTLINE revised.
3.02	Dec. 22, 2006		Use of output signal of prescaler: LC eliminated.
0.02	2000. 22, 2000	30, 31	Fig.22, Fig.23: Note added.
		31	Fig.23: INSTCK (wrong) \rightarrow INTSNC (correct)
		32, 69	PA0: Stop (state <u>initialized</u>) \rightarrow (state <u>retained</u>) W31 W30: Timer 3 count <u>source</u> selection bits \rightarrow Timer 3 count <u>value</u> selection bits
		33	(2) Prescaler (interrupt function): PRS (wrong) \rightarrow RPS (correct)
		34	(5) Timer 3 (interrupt function): Description added.
		48	Fig.37: Clock (wrong) \rightarrow f(RING) (correct)
		52	Table 15
			Timer 3 function (RAM back-up): $O \rightarrow$ (Note 3)
		54	Timer interrupt request flag (RAM back-up): $O \rightarrow$ (Note 3) Fig.44: Note 1 added.
		55, 73	Table 17: Notes 2 and 3 added.
		60 to 63	NOTES ON NOISE added.
		64	 Noise and latch-up prevention: Description added.
		77, 120, 121	SZD: (Y) = 0 to $\underline{7} \rightarrow 0$ to $\underline{5}$
		93	SZD: Detailed description revised.
		132	VRST ⁻ , VRST ⁺ : Test condition revised.
		132, 138	Note 4: (<u>power</u> current) \rightarrow (<u>supply</u> current)
		\rightarrow	Pages 16 to 18, 20, 27, 54, 66: RAM back-up mode \rightarrow power down mode Pages 77, 90 to 92, 116 to 119: SNZ0, SNZT1, SNZT2, SNZT3 revised. Pages 78, 109, 122, 123: WRST revised.

RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
 Pines
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
 But not infinited to, product data. diagrams, charts, programs, algorithms, and application scule as the development of weapons of mass and regulations, and proceedures required by such laws and regulation.
 All information in the purpose of any other military use. When exporting the products or the technology described herein, you should follow the applicable export control laws and regulations, and proceedures required by such laws and regulations.
 All information included in this document, such as product data, diagrams, charts, programs, algorithms, and application oracit useraphes, is current as of the date this document, but has product data, diagrams, charts, programs, algorithms, and application is activated in this document, but has product data, diagrams, charts, programs, algorithms, and application is additional and different information in the date this document, but Renesas assumes no liability whattosever for any damages incurred as a constraint of the data different information in this document, but Renesas assumes no liability whattosever for any damages incurred as a different information in this document, but Renesas as products are the technology described in this document.
 When using or otherwise regulations in the information in this document, but Renesas as subtation and the constraint in this document.
 When using or otherwise regulations in the information in this document, but Renesas as subtation control, are programs and regulations.
 When using or otherwise regulation the information in this document, but Renesas



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com