## LV8092GQ <br> Bi-CMOS LSI <br> Piezo Actuator Driver IC

## Overview

The LV8092GQ is a piezoelectric actuator driver IC. It internally generates drive waveforms and this makes it possible to control piezoelectric actuators with simple instructions.

## Features

- Actuators using piezoelectric elements can be driven simply by $\mathrm{I}^{2} \mathrm{C}$ communication.
- The piezoelectric drive waveforms are set externally by serial input signals using the $\mathrm{I}^{2} \mathrm{C}$ interface.
- The rising and falling timings are determined with clock count.
- EN input that controls the startup/stop of the IC.
- The time for which the actuator is driven is determined with the drive frequency setting based on $\mathrm{I}^{2} \mathrm{C}$ communication.
- Provides a busy signal output during periods when the actuator is being driven by OUT pin output so that applications can be aware of the actuator operating/stopped state.
- Built-in thermal protection and undervoltage protection circuits


## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ |  | -0.5 to 6.0 | V |
| Signal system supply voltage | $\mathrm{V}_{\mathrm{DD}} \mathrm{max}$ |  | -0.5 to 6.0 | V |
| Output current | $\mathrm{I}_{\mathrm{O}} \mathrm{max}$ |  | 300 | mA |
| Input signal voltage | $\mathrm{V}_{\text {IN }} \mathrm{max}$ |  | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| Allowable power dissipation | Pd | ${ }^{*}$ Mounted on a specified board. | 700 | mW |
| Operating temperature | Topr |  | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

* Specified board : $50 \mathrm{~mm} \times 40 \mathrm{~mm} \times 0.8 \mathrm{~mm}$, 4 -layer glass epoxy circuit board.

Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
■ Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

LV8092GQ
Allowable Operating Conditions at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{GND}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | 2.5 to 3.3 | V |
| Signal system supply voltage | $\mathrm{V}_{\mathrm{DD}}$ |  | 1.6 to 3.3 | V |
| Input signal voltage | $\mathrm{V}_{\mathrm{IN}}$ |  | 0 to $\mathrm{V}_{\mathrm{DD}}$ | V |
| Maximum operating frequency | $\mathrm{Ct} \max$ |  | Set STP count $\times 512$ | Times |

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=2.8 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise specified.

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Standby mode current drain | ${ }^{1} \mathrm{CCO}$ | No CLK input, When EN = L |  |  | 1.0 | $\mu \mathrm{A}$ |
| Operating mode current drain | ${ }^{1} C^{1}$ | CLK $=10 \mathrm{MHz}$, When EN $=\mathrm{H}$ |  | 0.7 | 1.5 | mA |
| High-level input voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.3 \mathrm{~V} \\ & \mathrm{EN}, \mathrm{SCL}, \mathrm{SDA}, \mathrm{RESET} \end{aligned}$ | $0.8 \times \mathrm{V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Low-level input voltage | $\mathrm{V}_{\mathrm{IL}}$ | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.3 \mathrm{~V} \\ & \mathrm{EN}, \mathrm{SCL}, \mathrm{SDA}, \mathrm{RESET} \end{aligned}$ | 0 |  | $0.2 \times \mathrm{V}_{\mathrm{DD}}$ | V |
| CLK, TEST pin high-level input voltage | $\mathrm{V}_{1 \mathrm{H}^{2}}$ | CLK, TEST1/2 | $0.5 \times \mathrm{V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| CLK, TEST pin low-level input voltage | $\mathrm{V}_{\mathrm{IL}}{ }^{2}$ | CLK, TEST1/2 | 0 |  | ${ }^{0.1 \times V_{\text {DD }}}$ | V |
| Low voltage detection voltage | Vres | $\mathrm{V}_{\text {CC }}$ voltage | 2.1 | 2.25 | 2.4 | V |
| Thermal protection temperature | TSD | *1 | 150 | 180 | 210 | ${ }^{\circ} \mathrm{C}$ |
| Output block upper-side on resistance | RonP |  |  | 1.0 | 1.5 | $\Omega$ |
| Output block lower-side on resistance | RonN |  |  | 1.0 | 1.5 | $\Omega$ |
| Turn on time | TPLH | With no load *2 |  |  | 0.2 | $\mu \mathrm{S}$ |
| Turn off time | TPHL | With no load *2 |  |  | 0.2 | $\mu \mathrm{S}$ |

*1 : Design guaranteed value (no measurement is performed)
*2 : Rising time from 10 to $90 \%$ and falling time from 90 to $10 \%$ are specified with regard to the OUT pin voltage.

## Package Dimensions

unit : mm (typ)

3341



## Pin Assignment



## Block Diagram



Value of the resistor connected to the RFG pin
Inrush current flowing to the piezoelectric elements can be controlled in the LV8092GQ by inserting a resistor between the RFG pin and GND potential.
Since the resistance affects the actuator operation, the constant must be determined in a range from 0 to $3.3 \Omega$ while monitoring the operation of the actuator.

Capacitor on the $\mathrm{V}_{\mathrm{CC}}$ line
Piezoelectric actuators are capacitive loads in electrical terms, and they operate units by charging and discharging the charges. Since the charge between the capacitor on the $\mathrm{V}_{\mathrm{CC}}$ line and piezoelectric elements is transferred, the capacitor must be mounted near the $V_{C C}$ pin. The capacitance of the capacitor required is determined by the capacitance of the piezoelectric element. A capacitance within a range that does not affect operation must be selected.

## Serial Bus Communication Specifications

$I^{2} \mathrm{C}$ serial transfer timing conditions


Standard mode

| Parameter | symbol | Conditions | min | typ | max | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCL clock frequency | fscl | SCL clock frequency | 0 | - | 100 | kHz |
| Data setup time | ts1 | Setup time of SCL with respect to the falling edge of SDA | 4.7 | - | - | $\mu \mathrm{s}$ |
|  | ts2 | Setup time of SDA with respect to the rising edge of SCL | 250 | - | - | ns |
|  | ts3 | Setup time of SCL with respect to the rising edge of SDA | 4.0 | - | - | $\mu \mathrm{s}$ |
| Data hold time | th1 | Hold time of SCL with respect to the rising edge of SDA | 4.0 | - | - | $\mu \mathrm{s}$ |
|  | th2 | Hold time of SDA with respect to the falling edge of SCL | 0 | - | - | $\mu \mathrm{s}$ |
| Pulse width | twL | SCL low period pulse width | 4.7 | - | - | $\mu \mathrm{S}$ |
|  | twh | SCL high period pulse width | 4.0 | - | - | $\mu \mathrm{s}$ |
| Input waveform conditions | ton | SCL/SDA (input) rising time | - | - | 1000 | ns |
|  | tof | SCL/ SDA (input) falling time | - | - | 300 | ns |
| Bus free time | tbuf | Interval between stop condition and start condition | 4.7 | - | - | $\mu \mathrm{s}$ |

High-speed mode

| Parameter | Symbol | Conditions | min | typ | max | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCL clock frequency | fscl | Clock frequency of SCL | 0 |  | 400 | kHz |
| Data setup time | ts1 | Setup time of SCL with respect to the falling edge of SDA | 0.6 |  |  | $\mu \mathrm{S}$ |
|  | ts2 | Setup time of SDA with respect to the rising edge of SCL | 100 |  |  | ns |
|  | ts3 | Setup time of SCL with respect to the rising edge of SDA | 0.6 |  |  | $\mu \mathrm{s}$ |
| Data hold time | th1 | Hold time of SCL with respect to the rising edge of SDA | 0.6 |  |  | $\mu \mathrm{S}$ |
|  | th2 | Hold time of SDA with respect to the falling edge of SCL | 0 |  |  | $\mu \mathrm{s}$ |
| Pulse width | twL | SCL low period pulse width | 1.3 |  |  | $\mu \mathrm{S}$ |
|  | twh | SCL high period pulse width | 0.6 |  |  | $\mu \mathrm{s}$ |
| Input waveform conditions | ton | SCL/SDA (input) rise time |  |  | 300 | ns |
|  | tof | SCL/SDA (input) fall time |  |  | 300 | ns |
| Bus free time | tbuf | Interval between the stop condition and the start condition | 1.3 |  |  | $\mu \mathrm{s}$ |

$\mathrm{I}^{2} \mathrm{C}$ bus transfer method
Start and stop conditions
The $\mathrm{I}^{2} \mathrm{C}$ bus requires that the state of SDA be preserved while SCL is high as shown in the timing diagram below during a data transfer operation.


When data is not being transferred, both SCL and SDA are in the high state. The start condition is generated and access is started when SDA is changed from high to low while SCL and SDA are high.

Conversely, the stop condition is generated and access is ended when SDA is changed from low to high while SCL is high.


Data transfer and acknowledgement response
After the start condition is generated, data is transferred one byte ( 8 bits) at a time. Any number of data bytes can be transferred consecutively.

An ACK signal is sent to the sending side from the receiving side every time 8 bits of data are transferred. The transmission of an ACK signal is performed by setting the receiving side SDA to low after SDA at the sending side is released immediately after the clock pulse of SCL bit 8 in the data transferred has fallen low.
After the receiving side has sent the ACK signal, if the next byte transfer operation is to receive only the byte, the receiving side releases SDA on the falling edge of the 9th clock of SCL.
There are no CE signals in the $\mathrm{I}^{2} \mathrm{C}$ bus ; instead, a 7-bit slave address is assigned to each device, and the first byte of the transfer data is allocated to the 7 -bit slave address and to the command (R/W) which specifies the direction of subsequent data transfer.
The LB8092GQ is a drive IC with a dedicated write function and it does not have a read function.
The 7-bit address is transferred in sequence starting with MSB, and the eighth bit is set to low. The second and subsequent bytes are transferred in write mode.
In the LV8092GQ, the slave address is stipulated to be "1110010.".


## Serial Map



## Serial Mode Settings

$0 \quad$| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

D0 to D6: DRVPULSE [6:0]
Operation count setting register. Specify a number from 0 to 127.
The number of cyclic operations determined by <DRVPLUSE setting> $\times$ <STP setting> are performed.
Additional data can be input and data is added up to the equivalent of total of 512 pulses.

| D7 | M/I |
| :---: | :--- |
| 0 | $\infty$ |
| 1 | macro |

Operation direction switching
*Default
Infinity distance direction
Macro direction
Operation direction switching register
The operation count setting register is reset when the register is switched. To stop the operation of the unit, switch the $\mathrm{M} / \mathrm{I}$ register and set DRVPULSE to 0 for input. This register is also used to set the direction of operation when the initialization sequence is to be performed.

| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D 7 | 0 | 0 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

D0: Register for selecting whether the initialization sequence is to be performed when EN is set high.

| D0 | INIT |
| :---: | :--- |
| 0 | Initialization to be performed |
| 1 | Initialization not to be performed |

Initialization to be performed/not to be performed setting *Default

| D0 | D1 | RET |
| :---: | :---: | :--- |
| 0 | 0 | 2 times |
| 0 | 1 | 1 time |
| 1 | 0 | 3 times |
| 1 | 1 | 4 times |

Number of initialization sequence swing back
*Default

| D4 | D3 | CKSEL |
| :---: | :---: | :--- |
| 0 | 0 | $1 / 4$ |
| 0 | 1 | $1 / 2$ |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

Input clock division ratio switching
*Default $\quad 1 / 4$
1/2
1 (no frequency division)
1 (no frequency division)

| D7 | GATE | Gate mode operation |  |
| :---: | :--- | :--- | :--- |
| 0 | MODE1 | *Default | Forward/reverse/braking |
| 1 | MODE2 |  | Forward/reverse/standby |

2

| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

RST7 to RST0 : Specifies the number of clocks per period (0 to 255). Default $=0$ (Internally set to 115 when TEST $=\mathrm{H}$ and RESET = L.)

3

| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

GTAS7 to GTAS0 : Sets the GATE_A pulse set value (0 to 255). Default $=0$ (Internally set to 21 when TEST $=\mathrm{H}$ and RESET = L.)

4

| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

GTBR7 to GTBR0 : Sets the GATE_B pulse reset value (0 to 255). Default = 0
(Internally set to 24 when TEST $=\mathrm{H}$ and RESET $=\mathrm{L}$.)

5

| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

GTBS7 to GTBS0 : Sets the GATE_B pulse set value ( 0 to 255). Default $=0$ (Internally set to 54 when TEST $=\mathrm{H}$ and RESET = L.)


6

| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

STP7 to STP0 : Specifies the number of output pulse steps with regard to DRIVE input (1 to 256). Default = 1
The setting value range is handled as the data value plus 1.
When data is input in 8-bit units ( 0 to 255), it is handled as an STP period of 1 to 256.
(Internally set to $139=140$ periods when $\mathrm{TEST}=\mathrm{H}$ and RESET $=\mathrm{L}$.)

7 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

INITMOV7 to INITMOV4 : Sets the number of swing back of the initialization sequence to be performed ( 16 to 256 ). Default $=16$
(Internally set to 175 when TEST $=\mathrm{H}$ and RESET $=\mathrm{L}$.)

| D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 |


| INIT7 to 4 | 16 to 256 |
| :---: | :---: |
| 0 | 15 |
| 1 | 31 |
| 2 | 47 |
| 3 | 63 |
| 4 | 79 |
| 5 | 95 |
| 6 | 111 |
| 7 | 127 |
| 8 | 143 |
| 9 | 159 |
| 10 | 175 |
| 11 | 191 |
| 12 | 207 |
| 13 | 223 |
| 14 | 239 |
| 15 | 255 |

## Functional Description

## 1 period :

One period of OUT waveform operation is equivalent to one output operation.


EN input :
A low-level EN input causes the IC to stop operation, placing the IC in the standby mode to save current consumption. A high-level EN input starts the IC. After performing the initialization sequence according to the predefined startup sequence, the IC starts operation due to DRVPULSE (when the initialization sequence is to be performed). The IC accepts $\mathrm{I}^{2} \mathrm{C}$ communication whether EN is high or low.

Initialization sequence (on or off and direction can be set by $\mathrm{I}^{2} \mathrm{C}$ ) :
This is an internal sequence in which the actuator is moved to the initial position when the IC is started up. Setting EN from low to high initiates this initialization sequence.
The presence or absence of the initialization operation can be set using the initialization mode select register (INIT). If the initialization operation is specified, the direction of the initialization sequence can be set using the $\mathrm{M} / \mathrm{I}$ register.

- M/I register $=0$ : Initialization processing in infinity direction

The IC performs the number of operations determined by STP setting period $\times$ INIT setting times in the infinite direction, then waits for the period equivalent to STP setting period $\times 4$ times, and performs the number of swing back operations equal to STP setting period $\times$ RET setting times in the macro direction.

- M/I register = $1:$ Auto macro operation in macro direction

The IC performs the number of operations determined by STP setting period $\times$ INIT setting times in the macro direction, then waits for the period equivalent to STP setting periods $\times 4$, and performs the number of swing back operations equal to STP period setting period $\times$ RET setting times in the infinity direction.

## RESET input:

The input pin to reset the internal registers. When it is low, the counter is reset. When it is high the reset state is released. The reset input needs to be held high when $\mathrm{I}^{2} \mathrm{C}$ communication is in progress.

## TEST1 pin :

This is a setting pin used when the IC is tested. It must be short-circuited to ground when the IC is used in a real application. When this pin is set high, a test counter value is loaded into the internal register, and it can no longer be set in $\mathrm{I}^{2} \mathrm{C}$ communication.

TEST2 pin :
This is a setting pin used when the IC is tested. It must be short-circuited to ground when the IC is used in a real application. When this pin is set high, the IC is ready for continuous output operation and continues operation in the infinity direction.

## BUSY output :

This is an output signal pin that is held high $\left(\mathrm{H}=\mathrm{V}_{\mathrm{DD}}\right.$ voltage $)$ while the actuator is in operation and set low when the actuator is stopped.
$V_{D D}$ :
This is a power voltage pin for the input pins. It supplies power to the EN, SCL, SDA, and RESET pins. Each input pin is provided with an internal level shifter circuit, so that it is not affected by potential difference from the $\mathrm{V}_{\mathrm{CC}}$ voltage (the CLK and TEST pins accept input with respect to the $\mathrm{V}_{\mathrm{CC}}$ voltage level).

## CLK input :

The pin for the external CLK input that provides the reference time for generating drive waveforms.
The frequency division ratio for $\mathrm{I}^{2} \mathrm{C}$ communication can be selected from $1 / 4,1 / 2$, and $1 / 1$. Drive waveforms are generated by counting this frequency-divided clk pulses as the basic count unit. The LV8092GQ supports frequency from 10 MHz to 60 MHz depending on the frequency division ratio and counter settings.

Actuator drive waveform settings :

## Configuration of piezoelectric actuator drive waveform



Drive parameter settings
Since the counter starts from zero,


The drive waveforms are set using four parameters: RST, GTAS, GTBR and GTBS.
RST : Parameter determines the period, and sets the reference clock pulse count minus 1.
GTAS : Parameter determines the time taken for the gate signal A to the falling edge from the reference point. Since the signal raises after two clock pulses from the reference, the Ta reference clock cycle count plus 1 is set.
GTBR : Parameter determines the time taken for the gate signal B to the rising edge from the reference point. It sets the value obtained by adding the reference clock pulse count during the time from GTAS to "off."
GTBS : Parameter determines the time taken for the gate signal B to the falling ewdge from the reference point. It sets the value obtained by adding the reference clock pulse count during the time from GTBR to "Tb."
[Example of settings] When setting reference clock to 10 MHz , period to $13 \mu \mathrm{~s}$, Ta to $2.0 \mu \mathrm{~s}$, off to $0.3 \mu \mathrm{~s}$, and Tb to $3.0 \mu \mathrm{~s}$ Since the reference clock time is $0.1 \mu \mathrm{~s}$ :

The period is 130 clks. $\rightarrow$ Specify 129 (RST value of $130-1$ ).
Ta is 20 clks. $\rightarrow$ Specify 21 (GTAS value of $20+1$ ).
off is 3 clks. $\rightarrow$ Specify 24 (GTBR value of $21+3$ ).
Tb is 30 clks. $\rightarrow$ Specify 54 (GTBS value of $24+30$ ).

## Timing charts

Enlarged view of the sequence of output signals


Sequence of initial setting operation ("on" or "off" can be set by the $\mathrm{I}^{2} \mathrm{C}$ settings.)
When $\mathrm{M} / \mathrm{I}$ register $=00 \rightarrow$ Movement toward infinity position


When M/I register $=01 \rightarrow$ Movement toward macro position


Sequence of operations triggered by DRVPULSE input


Gate setting output logic


■ SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
■ SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
$\square$ In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.

- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
$\square$ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
$\square$ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
■ Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellctual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of August, 2007. Specifications and information herein are subject to change without notice.

