

Vishay Siliconix



Low Voltage, 300-MHz - 3 dB Bandwidth, SPDT Analog Switch with Power Down Protection

(2:1 Multiplexer/Demultiplexer Bus Switch)

DESCRIPTION


The DG3157A, DG3157B are high-speed single-pole double-throw, low voltage switch. Using sub-micro CMOS technology, the DG3157A, DG3157B achieves low on-resistance and negligible propagation delay. The DG3157A, DG3157B can handle both analog and digital signals and permits signals with amplitudes of up to V_{CC} to be transmitted in either direction. Select pin of control logic input can be over the V+. When the select pin is low, B₀ is connected to the output A pin. When the select pin is high, B₁ is connected to the output A pin. The path that is open will have a high-impedance state with respect to the output A pin. Break before make is guaranteed. The DG3157A has an internal pull down resistor on the control pin S, while the DG3157B does not.

FEATURES


switching

- Ultra small miniQFN6 package of 1 mm x 1.2 mm
- Wide operation voltage range: 1.8 V to 5.5 V
- Useful in both analog and digital signal
- 300 MHz 3 dB bandwidth
- Power down safe design
- Low voltage logic threshold: V_{th}(high) = 1.2 V at V+ = 3.3 V
- Minimal propagation delay
- Break-before-make switching
- Zero bounce in flow-through mode
- > 300 mA latch up current per JESD78
- > 8 kV ESD/HBM
- DG3157A version has internal pull down resistor on control pin S

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION







Device Marking: D

* Pb containing terminations are not RoHS compliant, exemptions may apply.

TRUTH TABLE	
Logic Input (S)	Function
0	B ₀ Connected to A
1	B ₁ Connected to A

ORDERING INFORMATION					
Temp. Range	Package	Part Number			
- 40 °C to 85 °C	miniQFN-6	DG3157ADN-T1-E4			
		DG3157BDN-T1-E4			





Vishay Siliconix



ABSOLUTE MAXIMUM RATINGS

Parameter	Limit	Unit				
Reference V+ to GND		- 0.3 to + 6	V			
S, A, B ^a		- 0.3 to (V+ + 0.3)	V			
Continuous Current (Any terminal)		± 50				
Peak Current (Pulsed at 1 ms, 10 % duty cycle)		± 200	– mA			
Storage Temperature	D-Suffix	- 65 to 150	°C			
Power Dissipation (Packages) ^b	miniQFN-6 ^c	160	mW			

Notes:

a. Signals on A, or B or S exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.

b. All leads welded or soldered to PC board.

c. Derate 2.0 mW/°C above 70 °C.

		Test Conditions Unless Otherwise Specified			Limits - 40 °C to 85 °C		°C	
Parameter	Symbol	V+ = 3.0 V, V	Temp. ^a	Min. ^b	Typ. ^c	Max. ^b	Unit	
DC Characteristics								
High Level Input Voltage		V+ = 1.65 to 1.95 V			1.2			
	V _{SH}	V+ = 2.0 to 2.6 V		l L	1.4			
	- 31	V+ = 2.7 to 3.6 V			2.0			
			= 4.5 to 5.5 V	Full	2.4			v
			1.65 to 1.95 V				0.3	v
Low Level Input Voltage	V _{SL}		= 2.0 to 2.6 V				0.4	
Lott Lotter input tomage	0L		V+ = 2.7 to 3.6 V				0.5	
		V+	V+ = 4.5 to 5.5 V				0.8	
On-Resistance			$V_{BN} = 0 V, I_A = 30 mA$			4.8	7	Ω
	R _{ON}	V+ = 4.5 V	V _{BN} = 2.4 V, I _A = - 30 mA			5.7	12	
			V _{BN} = 4.5 V, I _A = - 30 mA			10.3	15	
		V+ = 3.0 V	V _{BN} = 0 V, I _A = 24 mA	Full		5.9	9	
			V _{BN} = 3.0 V, I _A = - 24 mA			13.7	20	
		V+ = 2.3 V	V _{BN} = 0 V, I _A = 8 mA			7	12	
			V _{BN} = 2.3 V, I _A = - 8 mA			16.2	30	
		V+ = 1.65 V	$V_{BN} = 0 V, I_A = 4 mA$			9.2	20	
			V _{BN} = 1.65 V, I _A = - 4 mA			24	50	
			V+ = 4.5 V, I _A = - 30 mA			8		
On Posistance Elatness	Beiter	0 < V _{BN} < V+	$V_{+} = 3.0 \text{ V}, \text{ I}_{A} = -24 \text{ mA}$			13		
	''FLAI	0 < V _{BN} < V+	V+ = 2.3 V, I _A = - 8 mA			24		
Dn-Resistance Flatness R _{FLAT}		V+ = 1.65 V, I _A = - 4 mA	Room -		89		-	
		V+ = 4.5 V, V _{BN} = 3.15 V, I _A = - 30 mA			0.8			
On-Resistance Matching	۸D	V+ = 3.0 V, V			0.1			
Between Channels ΔR_{ON}	V+ = 2.3 V, V _{BN} = 1.6 V, I _A = - 8 mA				0.2		1	
		V+ = 1.65 V, V _{BN} = 1.15 V, I _A = - 4 mA				0.9		1
Input Leakage Current	I _S	V+ = 5.5 V, V _A = 5.5 V,	DG3157B	Full	- 1.0		1.0	
	č	V _S = 0.8 V, 2.4 V	DG3157A		- 1.0	2.5	7.0	
Off Stage Switch Leakage	I _{BN(off)}	V+ = 5.5 V	V, V _A /V _B = 0 V/5.5 V	Room Full	- 0.1 - 1.0		0.1 1.0	μA
On State Switch Leakage	I _{BN(on)}	V+ = 5.5 V	V, $V_{A}/V_{B} = 0 \text{ V}/5.5 \text{ V}$	Room Full	- 0.1 - 1.0		0.1 1.0	



Vishay Siliconix

		Test Con Unless Otherw		- <i>Δ</i> (Limits	0°C		
Parameter	Symbol	Unless Otherwise Specified V+ = 3.0 V, V_{SL} = 0.5 V, V_{SH} = 2.0 V ^e		Temp. ^a	Min. ^b	Typ. ^c	Max. ^b	Unit
Power Supply								1
Power Supply Range	V+			Full	1.65		5.5	V
Quiescent Supply Current	I+	V+ = 5.5 V, V _A =	= V+ or GND	Room Full			1 10	μA
AC Electrical Characteristice								
Prop Delay Time ^f			V+ = 1.65 to 1.95 V	Full		1.5		
	t _{PHL} /t _{PLH}	V _A = 0 V	V+ = 2.3 to 2.7 V	Full		0.8		
	'PHL/'PLH	VA = 0 V	V+ = 3.0 to 3.6 V	Full		0.4		
			V+ = 4.5 to 5.5 V	Full		0.3		
Output Enable Time ^f		$V_{LOAD} = 2 \times V_{+}$ for t_{PZL} $V_{LOAD} = 0 V$ for t_{PZH}	V+ = 1.65 to 1.95 V	Room Full		27	50	
	t _{PZL} /t _{PZH}		V+ = 2.3 to 2.7 V	Room Full		15	45	
	^I PZL ^{/I} PZH		V+ = 3.0 to 3.6 V	Room Full		10	30	
			V+ = 4.5 to 5.5 V	Room Full		7	25	
Output Disable Time ^f t _P		$V_{LOAD} = 2 \times V_{+}$ for t_{PLZ} $V_{LOAD} = 0 V$ for t_{PHZ}	V+ = 1.65 to 1.95 V	Room Full		16	45	ns
			V+ = 2.3 to 2.7 V	Room Full		10	40	
	t _{PLZ} /t _{PHZ}		V+ = 3.0 to 3.6 V	Room Full		8	35	
			V+ = 4.5 to 5.5 V	Room Full		6	21	
		V+ = 1.65	to 1.95 V	Full	0.5	11		
		V+ = 2.3 to 2.7 V		Full	0.5	6		
Break-Before-Make Time ^d	t _{BBM}	V+ = 3.0 to 3.65		Full	0.5	4		
		V+ = 4.5 to 5.5 V		Full	0.5	3		
Ohanna laisatisad	Q	C _L = 1 nF, V _{GEN} = 0 V	V+ = 5 V	Room		7		
Charge Injection ^d	Q Q	$R_{GEN} = 0 \ \Omega$	V+ = 3.3 V	Room		5		pC
Off Isolation ^d	OIRR	R _L = 50 Ω, f	– 10 MHz	Room		- 57		d٦
Crosstalk ^d	X _{TALK}	n_ = 50 52, 1		Room		- 64		dB
- 3 dB Bandwidth ^d	BW	R _L = 50 Ω		Room		300		MHz
Total Harmonic Distortion ^d	THD	R _L = 600 Ω, 0.5 Vp-p f = 600 Hz - 20 kHz		Room		0.016		%
Capacitance	1			1		1		1
Control Pin Capacitance ^d	C _S	V+ = 0 V		Room		3.7		
B Port Off Capacitance ^d	C _{IO-B}			Room		7		
A Port Capacitance When Switch Enable ^d	C _{IO-A(on)}	V+ = 5 V		Room		19		pF

Notes:

a. Room = 25 °C, Full = as determined by the operating suffix.

b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.

c. Typical values are for design aid only, not guaranteed nor subject to production testing.

d. Guarantee by design, nor subjected to production test.

e. V_S = input voltage to perform proper function.


f. Guaranteed by design and not production tested. The bus switch propagation delay is a function of the RC time constant contributed by the on-resistance and the specified load capacitance with an ideal voltage source (zero output impedance) driving the switch.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Vishay Siliconix



LOGIC DIAGRAM Positive Logic



AC LOADING AND WAVEFORMS





Figure 2. AC Test Circuit



Propagation Delay Times

Enable and Disable Time-Low- and High-Level Enabling

Figure 3. AC Waveforms


Notes:

- CL includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: Input PRR = 1.0 MHz, tw = 500 ns.
- The outputs are measured one at a time with one transition per measurement.

• V_{LD} = 2 V+.




Vishay Siliconix



TYPICAL CHARACTERISTICS $T_A = 25$ °C, unless otherwise noted

Vishay Siliconix

TEST CIRCUITS









Figure 4. Break-Before-Make Interval







IN depends on switch configuration: input polarity determined by sense of switch.











Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?68628.





Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.