### Freescale Semiconductor

Data Sheet: Advance Information

Document Number: MCF51AC256 Rev.1, 06/2008

# MCF51AC256

80 LQFP 14 mm × 14 mm 64 LQFP 10 mm × 10 mm

64 QFP

64 QFP 14 mm × 14 mm

## MCF51AC256 ColdFire Microcontroller

The MCF51AC256 is a member of the ColdFire<sup>®</sup> family of 32-bit variable-length reduced instruction set (RISC) microcontroller. This document provides an overview of the MCF51AC256 series, focusing on its highly integrated and diverse feature set.

The MCF51AC256 series is based on the V1 ColdFire core and operates at processor core speeds up to 50.33 MHz. As part of Freescale's Controller Continuum<sup>®</sup>, it is an ideal upgrade for designs based on the MC9S08AC128 series of 8-bit microcontrollers.

The MCF51AC256 features the following functional units:

- V1 ColdFire core with background debug module
- Up to 256 KBytes of flash memory
- Up to 32 Kbytes of static RAM (SRAM)
- Up to two analog comparators (ACMP)
- Analog-to-digital converter (ADC) with up to 24 channels
- Controller-area network (CAN)
- Cyclic redundancy check (CRC)
- Inter-integrated circuit (IIC)
- Keyboard interrupt (KBI)
- Multipurpose clock generator (MCG)
- Rapid general-purpose input/output (RGPIO)
- Two serial communications interfaces (SCI)
- Up to two serial parallel interfaces (SPI)
- Two flexible timer modules (FTM)
- Timer pulse-width modulator (TPM)

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.



© Freescale Semiconductor, Inc., 2008. All rights reserved.

## **Table of Contents**

1	MCF	51AC256 Family Configurations
	1.1	Device Comparison
	1.2	Block Diagram
	1.3	Features
		1.3.1 Feature List
	1.4	Part Numbers
	1.5	Pinouts and Packaging10
2	Prelir	ninary Electrical Characteristics
	2.1	Parameter Classification
	2.2	Absolute Maximum Ratings14
	2.3	Thermal Characteristics
	2.4	Electrostatic Discharge (ESD)
		Protection Characteristics
	2.5	DC Characteristics
	2.6	Supply Current Characteristics
	2.7	Analog Comparator (ACMP) Electricals
	2.8	ADC Characteristics
	2.9	External Oscillator (XOSC) Characteristics
	2.10	MCG Specifications
	2.11	AC Characteristics
		2.11.1 Control Timing
		2.11.2 Timer (TPM/FTM) Module Timing
		2.11.3 MSCAN
	2.12	SPI Characteristics
	2.13	Flash Specifications
	2.14	EMC Performance
		2.14.1 Radiated Emissions
3	Mech	anical Outline Drawings
	3.1	80-pin LQFP Package
	3.2	64-pin LQFP Package
	3.3	64-pin QFP Package42
4	Revis	sion History

### List of Figures

Figure 1.MCF51AC256 Block Diagram	4
Figure 2.80-Pin LQFP	10
Figure 3.64-Pin QFP and LQFP	11
Figure 4. Typical IOH vs. VDD–VOH at VDD = 3V	
(Low Drive, PTxDSn = 0)	20
Figure 5. Typical IOH vs. VDD–VOH at VDD = 3V	
(High Drive, PTxDSn = 1)	20

Figure 6. Typical IOH vs. VDD–VOH at VDD = 5V
(Low Drive, PTxDSn = 0)
Figure 7. Typical IOH vs. VDD–VOH at VDD = 5 V
(High Drive, PTxDSn = 1)
Figure 8. ADC Input Impedance Equivalency Diagram 24
Figure 9. Reset Timing
Figure 10.IRQ/KBIPx Timing 30
Figure 11.Timer External Clock
Figure 12.Timer Input Capture Pulse
Figure 13.SPI Master Timing (CPHA = 0)
Figure 14.SPI Master Timing (CPHA = 1)
Figure 15.SPI Slave Timing (CPHA = 0) 34
Figure 16.SPI Slave Timing (CPHA = 1) 34

### **List of Tables**

Table 1. MCF51AC256 Series Device Comparison         3
Table 2.    MCF51AC256 Series Functional Units    5
Table 3. Orderable Part Number Summary
Table 4. Pin Availability by Package Pin-Count    11
Table 5. Parameter Classifications    14
Table 6. Absolute Maximum Ratings
Table 7. Thermal Characteristics.    15
Table 8. ESD and Latch-up Test Conditions    16
Table 10.DC Characteristics.    17
Table 9. ESD and Latch-Up Protection Characteristics 17
Table 11. Supply Current Characteristics    22
Table 12. Analog Comparator Electrical Specifications 23
Table 13.5 Volt 12-bit ADC Operating Conditions
Table 14.5 Volt 12-bit ADC Characteristics
(VREFH = VDDAD, VREFL = VSSAD)
Table 15.Oscillator Electrical Specifications
(Temperature Range = $-40$ to $105 \times C$ Ambient) 26
Table 16.MCG Frequency Specifications
(Temperature Range = $-40$ to $125 \times C$ Ambient) 27
Table 17.Control Timing 29
Table 18.TPM/FTM Input Timing 30
Table 19.MSCAN Wake-up Pulse Characteristics
Table 20.SPI Electrical Characteristic    32
Table 21. Flash Characteristics
Table 22. Revision History.    45

## 1.1 Device Comparison

The MCF51AC256 series is summarized in Table 1.

### Table 1. MCF51AC256 Series Device Comparison

Feature –		MCF51AC256A		MCF51AC256B		MCF51AC128A		MCF51AC128C	
		64-pin	80-pin	64-pin	80-pin	64-pin	80-pin	64-pin	
Flash memory size (Kbytes)	256				12	28			
RAM size (Kbytes)	32 32 or 16 <sup>1</sup>								
V1 ColdFire core with BDM (background debug module)				Υ	⁄es				
ACMP1 (analog comparator)				Y	⁄es				
ACMP2 (analog comparator)				Y	′es				
ADC (analog-to-digital converter) channels (12-bit)				2	24				
CAN (controller area network)	Ye	es	N	0	Ye	es	N	lo	
COP (computer operating properly)				Y	⁄es				
CRC (cyclic redundancy check)				Y	′es				
RTI				Y	′es				
DBG (debug)				Y	′es				
IIC1 (inter-integrated circuit)				Y	′es				
IRQ (interrupt request input)				Y	′es				
INTC (interrupt controller)				Y	′es				
KBI (keyboard interrupts)				Y	′es				
LVD (low-voltage detector)				Y	′es				
MCG (multipurpose clock generator)				γ	′es				
OSC (crystal oscillator)				Y	′es				
Port I/O <sup>2</sup>	69	54	69	54	69	54	69	54	
RGPIO (rapid general-purpose I/O)		1	I		16	1	1	I	
SCI1, SCI2 (serial communications interfaces)	Yes								
SPI1 (serial peripheral interface)	Yes								
SPI2 (serial peripheral interface)		No	Yes	No	Yes	No	Yes	No	
FTM1 (flexible timer module) channels	6								
FTM2 channels	6	2	6	2	6	2	6	2	
TPM3 (timer pulse-width modulator) channels					2				
VBUS (debug visibility bus)	Yes	No	Yes	No	Yes	No	Yes	No	

- <sup>1</sup> The members of MCF51AC128 with CAN support have 32 K-byte RAM. The other members have 16 K-byte RAM.
- <sup>2</sup> Up to 16 pins on Ports E and F are shared with the ColdFire Rapid GPIO module.

## 1.2 Block Diagram

Figure 1 shows the connections between the MCF51AC256 series pins and modules.




Figure 1. MCF51AC256 Block Diagram

## 1.3 Features

Table 2 describes the functional units of the MCF51AC256 series.

Table 2	. MCF51AC256	Series	Functional	Units
---------	--------------	--------	------------	-------

Functional Unit	Function
CF1CORE (V1 ColdFire core)	Executes programs and interrupt handlers
BDM (background debug module)	Provides single pin debugging interface (part of the V1 ColdFire core)
DBG (debug)	Provides debugging and emulation capabilities (part of the V1 ColdFire core)
VBUS (debug visibility bus)	Allows for real-time program traces (part of the V1 ColdFire core)
SIM (system integration module)	Controls resets and chip level interfaces between modules
FLASH (flash memory)	Provides storage for program code, constants and variables
RAM (random-access memory)	Provides storage for program variables
RGPIO (rapid general-purpose input/output)	Allows for I/O port access at CPU clock speeds
VREG (voltage regulator)	Controls power management across the device
COP (computer operating properly)	Monitors a countdown timer and generates a reset if the timer is not regularly reset by the software
LVD (low-voltage detect)	Monitors internal and external supply voltage levels, and generates a reset or interrupt when the voltages are too low
CF1_INTC (interrupt controller)	Controls and prioritizes all device interrupts
ADC (analog-to-digital converter)	Measures analog voltages at up to 12 bits of resolution
FTM1, FTM2 (flexible timer/pulse-width modulators)	Provide a variety of timing-based features
TPM3 (timer/pulse-width modulator)	Provides a variety of timing-based features
CRC (cyclic redundancy check)	Accelerates computation of CRC values for ranges of memory
ACMP1, ACMP2 (analog comparators)	Compare two analog inputs
IIC1 (inter-integrated circuit)	Supports standard IIC communications protocol
KBI (keyboard interrupt)	Provides pin interrupt capabilities
MCG (multipurpose clock generator)	Provides clocking options for the device, including a phase-locked loop (PLL) and frequency-locked loop (FLL) for multiplying slower reference clock sources
OSC (crystal oscillator)	Allows a crystal or ceramic resonator to be used as the system clock source or reference clock for the PLL or FLL
CAN (controller area network)	Supports standard CAN communications protocol
SCI1, SCI2 (serial communications interfaces)	Serial communications UARTs capable of supporting RS-232 and LIN protocols
SPI1 (8-bit serial peripheral interfaces)	Provide 8-bit 4-pin synchronous serial interface
SPI2 (16-bit serial peripheral interfaces)	Provide 16-bit 4-pin synchronous serial interface


### 1.3.1 Feature List

- 32-bit Version 1 ColdFire® central processor unit (CPU)
  - Up to 50.33 MHz at 2.7 V 5.5 V
  - Provide 0.94 Dhrystone 2.1 DMIPS per MHz performance when running from internal RAM (0.76 DMIPS per MHz when running from flash)
  - Implements instruction set revision C (ISA\_C)
- On-chip memory
  - Up to 256 KBytes flash memory read/program/erase over full operating voltage and temperature
  - Up to 32 KBytes static random access memory (SRAM)
  - Security circuitry to prevent unauthorized access to SRAM and flash contents
- Power-Saving Modes
  - Three low-power stop plus wait modes
  - Peripheral clock enable register can disable clocks to unused modules, reducing currents; allows clocks to remain enabled to specific peripherals in stop3 mode
- System protection features
  - Watchdog computer operating properly (COP) reset
  - Low-voltage detection with reset or interrupt
  - Illegal opcode and illegal address detection with programmable reset or exception response
  - Flash block protection
- Debug support
  - Single-wire background debug interface
  - Real-time debug support, with 6 hardware breakpoints (4 PC, 1 address pair and 1 data) that can be configured into a 1- or 2-level trigger
  - On-chip trace buffer provides programmable start/stop recording conditions plus support for continuous or PC-profiling modes
  - Support for real-time program (and optional partial data) trace using the debug visibility bus
- V1 ColdFire interrupt controller (CF1\_INTC)
  - Support of 40 peripheral I/O interrupt requests plus seven software (one per level) interrupt requests
  - Fixed association between interrupt request source and level plus priority, up to two requests can be remapped to the highest maskable level + priority
  - Unique vector number for each interrupt source
  - Support for service routine interrupt acknowledge (software IACK) read cycles for improved system performance
- Multipurpose clock generator (MCG)
  - Oscillator (XOSC); loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
  - FLL/PLL controlled by internal or external reference
  - Trimmable internal reference allows 0.2% resolution and 2% deviation
- Analog-to-digital converter (ADC)
  - 24 analog inputs with 12 bits resolution
  - Output formatted in 12-, 10- or 8-bit right-justified format
  - Single or continuous conversion (automatic return to idle after single conversion)
  - Operation in low-power modes for lower noise operation
  - Asynchronous clock source for lower noise operation
  - Automatic compare with interrupt for less-than, or greater-than or equal-to, programmable value
  - On-chip temperature sensor

- Flexible timer/pulse-width modulators (FTM)
  - 16-bit Free-running counter or a counter with initial and final value. The counting can be up and unsigned, up and signed, or up-down and unsigned
  - Up to 6 channels, and each channel can be configured for input capture, output compare or edge-aligned PWM mode, all channels can be configured for center-aligned PWM mode
    - Channels can operate as pairs with equal outputs, pairs with complimentary outputs or independent channels (with independent outputs)
    - Each pair of channels can be combined to generate a PWM signal (with independent control of both edges of PWM signal)
    - Deadtime insertion is available for each complementary pair
  - The load of the FTM registers which have write buffer can be synchronized; write protection for critical registers
  - Generation of the triggers to ADC (hardware trigger)
  - A fault input for global fault control
  - Backwards compatible with TPM
- Timer/pulse width modulator (TPM)
  - 16-bit free-running or modulo up/down count operation
  - Two channels, each channel may be input capture, output compare, or edge-aligned PWM
  - One interrupt per channel plus terminal count interrupt
- Cyclic redundancy check (CRC) generator
  - High speed hardware CRC generator circuit using 16-bit shift register
  - CRC16-CCITT compliancy with  $x^{16} + x^{12} + x^5 + 1$  polynomial
  - Error detection for all single, double, odd, and most multi-bit errors
  - Programmable initial seed value
- Analog comparators (ACMP)
  - Full rail to rail supply operation
  - Selectable interrupt on rising edge, falling edge, or either rising or falling edges of comparator output
  - Option to compare to fixed internal bandgap reference voltage
  - Option to allow comparator output to be visible on a pin, ACMPxO
- Inter-integrated circuit (IIC)
  - Compatible with IIC bus standard
  - Multi-master operation
  - Software programmable for one of 64 different serial clock frequencies
  - Interrupt driven byte-by-byte data transfer
  - Arbitration lost interrupt with automatic mode switching from master to slave
  - Calling address identification interrupt
  - Bus busy detection
  - 10-bit address extension
- Controller area network (CAN)
  - Implementation of the CAN protocol Version 2.0A/B
    - Standard and extended data frames
    - Zero to eight bytes data length
    - Programmable bit rate up to 1 Mbps
    - Support for remote frames
  - Five receive buffers with FIFO storage scheme
  - Three transmit buffers with internal prioritization using a "local priority" concept

- Flexible maskable identifier filter supports two full-size (32-bit) extended identifier filters, four 16-bit filters, or eight 8-bit filters
- Programmable wakeup functionality with integrated low-pass filter
- Programmable loopback mode supports self-test operation
- Programmable listen-only mode for monitoring of CAN bus
- Programmable bus-off recovery functionality
- Separate signalling and interrupt capabilities for all CAN receiver and transmitter error states (warning, error passive, bus-off)
- Internal timer for time-stamping of received and transmitted messages
- Serial communications interfaces (SCI)
  - Full-duplex, standard non-return-to-zero (NRZ) format
  - Double-buffered transmitter and receiver with separate enables
  - Programmable baud rates (13-bit modulo divider)
  - Interrupt-driven or polled operation
  - Hardware parity generation and checking
  - Programmable 8-bit or 9-bit character length
  - Receiver wakeup by idle-line or address-mark
  - Optional 13-bit break character generation / 11-bit break character detection
  - Selectable transmitter output polarity
- Serial peripheral interfaces (SPI)
  - Master or slave mode operation
  - Full-duplex or single-wire bidirectional option
  - Programmable transmit bit rate
  - Double-buffered transmit and receive
  - Serial clock phase and polarity options
  - Slave select output
  - Selectable MSB-first or LSB-first shifting
  - 16-bit and FIFO operations in SPI2
- Input/Output
  - 69 GPIOs
  - 8 keyboard interrupt pins with selectable polarity
  - Hysteresis and configurable pull-up device on all input pins; Configurable slew rate and drive strength on all output pins
  - 16-bits Rapid GPIO pins connected to the processor's local 32-bit platform bus with set, clear, and faster toggle functionality

### 1.4 Part Numbers



MCF51AC256 ColdFire Microcontroller Data Sheet, Rev.1

8

Freescale Part Number	Description	Flash / SRAM (Kbytes)	Package	Temperature
MCF51AC256AVFUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 QFP	–40°C to 105°C
MCF51AC256BVFUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 QFP	–40°C to 105°C
MCF51AC256AVLKE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	80 LQFP	–40°C to 105°C
MCF51AC256BVLKE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	80 LQFP	–40°C to 105°C
MCF51AC256AVPUE	MCF51AC256 ColdFire Microcontroller with CAN	256 / 32	64 LQFP	–40°C to 105°C
MCF51AC256BVPUE	MCF51AC256 ColdFire Microcontroller without CAN	256 / 32	64 LQFP	–40°C to 105°C
MCF51AC128AVFUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 QFP	–40°C to 105°C
MCF51AC128CVFUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 QFP	–40°C to 105°C
MCF51AC128AVLKE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	80 LQFP	–40°C to 105°C
MCF51AC128CVLKE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	80 LQFP	–40°C to 105°C
MCF51AC128AVPUE	MCF51AC128 ColdFire Microcontroller with CAN	128 / 32	64 LQFP	–40°C to 105°C
MCF51AC128CVPUE	MCF51AC128 ColdFire Microcontroller without CAN	128 / 16	64 LQFP	–40°C to 105°C

### Table 3. Orderable Part Number Summary

### 1.5 **Pinouts and Packaging**

Figure 2 shows the pinout of the 80-pin LQFP.




Figure 2. 80-Pin LQFP

Figure 3 shows the pinout of the 64-pin LQFP and QFP.






Table 4 shows the package pin assignments.

Pin Number		Lowest < Priority> Highest				
80 64		Port Pin	Alt 1	Alt 2	Alt 3	
1	1	PTC4	SS2			
2	2	IRQ	TPMCLK <sup>1</sup>			
3	3	RESET				
4	4	PTF0	RGPIO8	FTM1CH2		
5	5	PTF1	RGPIO9	FTM1CH3		
6	6	PTF2	RGPIO10	FTM1CH4		
7	7	PTF3	RGPI011	FTM1CH5		
8	8	PTF4	RGPIO12	FTM2CH0		

Pin Number		Low	est < Pric	ority> Hi	ghest
80	64	Port Pin	Alt 1	Alt 2	Alt 3
9	9	PTC6	FTM2FLT		
10	10	PTF7	RGPIO15		
11	11	PTF5	RGPIO13	FTM2CH1	
12	12	PTF6	RGPIO14	FTM1FLT	
13	—	PTJ0	PST0		
14	—	PTJ1	PST1		
15	—	PTJ2	PST2		
16	—	PTJ3	PST3		
17	13	PTE0	RGPIO0	TxD1	
18	14	PTE1	RGPIO1	RxD1	
19	15	PTE2	RGPIO2	FTM1CH0	
20	16	PTE3	RGPIO3	FTM1CH1	
21	17	PTE4	RGPIO4	SS1	
22	18	PTE5	RGPIO5	MISO1	
23	19	PTE6	RGPIO6	MOSI1	
24	20	PTE7	RGPIO7	SPSCK1	
25	21	V <sub>SS</sub>			
26	22	V <sub>DD</sub>			
27	—	PTJ4	DDATA0		
28	—	PTJ5	DDATA1		
29	—	PTJ6	DDATA2		
30	—	PTJ7	DDATA3		
31	23	PTG0	KBI1P0		
32	24	PTG1	KBI1P1		
33	25	PTG2	KBI1P2		
34	26	PTA0	TxCAN <sup>2</sup>		
35	27	PTA1	RxCAN <sup>3</sup>		
36	28	PTA2			
37	29	PTA3	ACMP2O		
38	30	PTA4	ACMP2-		
39	31	PTA5	ACMP2+		
40	32	PTA6	AD1P16		
41	33	PTA7	AD1P17		
42	—	PTH0	FTM2CH2	AD1P20	
43	—	PTH1	FTM2CH3	PSTCLK0	AD1P21
44	—	PTH2	FTM2CH4	PSTCLK1	AD1P22
45	—	PTH3	FTM2CH5	BKPT	AD1P23
46	34	PTB0	TPM3CH0	AD1P0	
47	35	PTB1	TPM3CH1	AD1P1	
48	36	PTB2	AD1P2		

Table 4. Pin Availability by Package Pin-Count (continued)

Pin Number		Low	est < Pric	ority> H	ighest
80 64		Port Pin	Alt 1	Alt 2	Alt 3
49	37	PTB3	AD1P3		
50	38	PTB4	AD1P4		
51	39	PTB5	AD1P5		
52	40	PTB6	AD1P6		
53	41	PTB7	AD1P7		
54	42	PTD0	AD1P8	ACMP1+	
55	43	PTD1	AD1P9	ACMP1-	
56	44	V <sub>DDAD</sub>			
57	45	V <sub>SSAD</sub>			
58	46	PTD2	KBI1P5	AD1P10	ACMP10
59	47	PTD3	KBI1P6	AD1P11	
60	48	PTG3	KBI1P3	AD1P18	
61	49	PTG4	KBI1P4	AD1P19	
62	50	PTD4	FTM2CLK	AD1P12	
63	51	PTD5	AD1P13		
64	52	PTD6	FTM1CLK	AD1P14	
65	53	PTD7	KBI1P7	AD1P15	
66	54	V <sub>REFH</sub>			
67	55	V <sub>REFL</sub>			
68	56	BKGD	MS		
69	57	PTG5	XTAL		
70	58	PTG6	EXTAL		
71	59	V <sub>SS</sub>			
72	—	V <sub>DD</sub>			
73	60	PTC0	SCL1		
74	61	PTC1	SDA1		
75	—	PTH4	SPCK2		
76	—	PTH5	MOSI2		
77	—	PTH6	MISO2		
78	62	PTC2	MCLK		
79	63	PTC3	TxD2		
80	64	PTC5	RxD2		

Table 4. Pin Availability by Package Pin-Count (continued)

<sup>1</sup> TPMCLK, FTM1CLK, and FTM2CLK options are configured via software; out of reset, FTM1CLK, FTM2CLK, and TPMCLK are available to FTM1, FTM2, and TPM3 respectively.

 $^2$  TxCAN is available in the member that supports CAN.

<sup>3</sup> RxCAN is available in the member that supports CAN.

# 2 Preliminary Electrical Characteristics

This section contains electrical specification tables and reference timing diagrams for the MCF51AC256 microcontroller, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

### NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

## 2.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Р	Those parameters are guaranteed during production testing on each individual device.
с	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

### **Table 5. Parameter Classifications**

### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

## 2.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 6 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ).

s

Rating	Symbol	Value	Unit
Supply voltage	V <sub>DD</sub>	-0.3 to 5.8	V
Input voltage	V <sub>In</sub>	–0.3 to V <sub>DD</sub> + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1</sup> , <sup>2</sup> , <sup>3</sup>	۱ <sub>D</sub>	±25	mA
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Storage temperature	T <sub>stg</sub>	-55 to 150	°C

### Table 6. Absolute Maximum Ratings

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

 $^2~$  All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}.$ 

<sup>3</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.

### 2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Rating		Symbol	Value	Unit
Operating temperature range (packaged)		T <sub>A</sub>	-40 to 105	°C
Maximum junction temperature		Τ <sub>J</sub>	150	°C
Thermal resistance 1,2,3,4				
80-pin LQFP				
	1s 2s2p		TBD TBD	
64-pin LQFP	p	$\theta_{JA}$		°C/W
	1s 2s2p		TBD TBD	
64-pin QFP	-			
	1s 2s2p		TBD TBD	

Table 7.	Thermal	Characteristics
----------	---------	-----------------

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

- <sup>2</sup> Junction to Ambient Natural Convection
- <sup>3</sup> 1s Single layer board, one signal layer
- <sup>4</sup> 2s2p Four layer board, 2 signal and 2 power layers

The average chip-junction temperature (T<sub>J</sub>) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

$$\begin{split} T_A &= \text{Ambient temperature, } ^{\circ}\text{C} \\ \theta_{JA} &= \text{Package thermal resistance, junction-to-ambient, } ^{\circ}\text{C/W} \\ P_D &= P_{int} + P_{I/O} \\ P_{int} &= I_{DD} \times V_{DD}, \text{Watts} - \text{chip internal power} \\ P_{I/O} &= \text{Power dissipation on input and output pins} - \text{user determined} \end{split}$$

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_{D} = K \div (T_{.1} + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

### 2.4 Electrostatic Discharge (ESD) Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (http://www.aecouncil.com/) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete dc parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Model	Description	Symbol	Value	Unit
Human Body	Series Resistance	R1	1500	Ω
	Storage Capacitance	С	100	pF
	Number of Pulse per pin	_	3	
Machine	Series Resistance	R1	0	Ω
	Storage Capacitance	С	200	pF
	Number of Pulse per pin	_	3	

#### Table 8. ESD and Latch-up Test Conditions

Model	Description	Symbol	Value	Unit
Latch-up	Minimum input voltage limit		-2.5	V
	Maximum input voltage limit		7.5	V

### Table 8. ESD and Latch-up Test Conditions (continued)

### Table 9. ESD and Latch-Up Protection Characteristics

Num	Rating	Symbol	Min	Max	Unit
1	Human Body Model (HBM)	V <sub>HBM</sub>	±2000	—	V
2	Machine Model (MM)	V <sub>MM</sub>	±200		V
3	Charge Device Model (CDM)	V <sub>CDM</sub>	±500		V
4	Latch-up Current at $T_A = 85^{\circ}C$	I <sub>LAT</sub>	±100		mA

## 2.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Num	С	Parameter	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	—	Operating voltage		2.7		5.5	V
		Output high voltage — Low Drive (PTxDSn = 0) 5 V, I <sub>Load</sub> = -4 mA 3 V, I <sub>Load</sub> = -2 mA 5 V, I <sub>Load</sub> = -2 mA 3 V, I <sub>Load</sub> = -1 mA	V <sub>OH</sub>	V <sub>DD</sub> - 1.5 V <sub>DD</sub> - 1.5 V <sub>DD</sub> - 0.8 V <sub>DD</sub> - 0.8	 	 	
2	Ρ	Output high voltage — High Drive (PTxDSn = 1) $5 \text{ V}, \text{I}_{Load} = -15 \text{ mA}$ $3 \text{ V}, \text{I}_{Load} = -8 \text{ mA}$ $5 \text{ V}, \text{I}_{Load} = -8 \text{ mA}$ $3 \text{ V}, \text{I}_{Load} = -4 \text{ mA}$	VОН	V <sub>DD</sub> - 1.5 V <sub>DD</sub> - 1.5 V <sub>DD</sub> - 0.8 V <sub>DD</sub> - 0.8			v
		Output low voltage — Low Drive (PTxDSn = 0) $5 \text{ V}, \text{ I}_{\text{Load}} = 4 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = 2 \text{ mA}$ $5 \text{ V}, \text{ I}_{\text{Load}} = 2 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = 1 \text{ mA}$	V <sub>OL</sub>			1.5 1.5 0.8 0.8	
3	Ρ	Output low voltage — High Drive (PTxDSn = 1) $5 \text{ V}, \text{ I}_{\text{Load}} = 15 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = 8 \text{ mA}$ $5 \text{ V}, \text{ I}_{\text{Load}} = 8 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = 4 \text{ mA}$	VOL			1.5 1.5 0.8 0.8	V
4	Ρ	Output high current — Max total I <sub>OH</sub> for all ports 5V 3V	I <sub>OHT</sub>			100 60	mA

### **Table 10. DC Characteristics**

Num	С	Parameter	Symbol	Min	Typical <sup>1</sup>	Max	Unit
5	Ρ	Output low current — Max total I <sub>OL</sub> for all ports 5 V 3 V	I <sub>OLT</sub>	_	_	100 60	mA
6	Ρ	Input high voltage; all digital inputs	V <sub>IH</sub>	$0.65 \times V_{DD}$	_	—	
7	Ρ	Input low voltage; all digital inputs	V <sub>IL</sub>		_	0.35 x V <sub>DD</sub>	V
8	Ρ	Input hysteresis; all digital inputs	V <sub>hys</sub>	$0.06 \times V_{DD}$			mV
9	Ρ	Input leakage current; input only pins <sup>2</sup>	ll <sub>In</sub> l	—	0.1	1	μA
10	Ρ	High Impedance (off-state) leakage current <sup>2</sup>	ll <sub>oz</sub> l		0.1	1	μA
11	Ρ	Internal pullup resistors <sup>3</sup>	R <sub>PU</sub>	20	45	65	kΩ
12	Ρ	Internal pulldown resistors <sup>4</sup>	R <sub>PD</sub>	20	45	65	kΩ
13	С	Input Capacitance; all non-supply pins	C <sub>In</sub>	—		8	pF
14	Ρ	POR rearm voltage	V <sub>POR</sub>	0.9	1.4	2.0	V
15	D	POR rearm time	t <sub>POR</sub>	10		—	μs
16	Ρ	Low-voltage detection threshold — high range V <sub>DD</sub> falling V <sub>DD</sub> rising	V <sub>LVD1</sub>	3.9 4.0	4.0 4.1	4.1 4.2	V
17	Ρ	Low-voltage detection threshold — low range V <sub>DD</sub> falling V <sub>DD</sub> rising	V <sub>LVD0</sub>	2.48 2.54	2.56 2.62	2.64 2.70	v
18	Ρ	Low-voltage warning threshold — high range 1 V <sub>DD</sub> falling V <sub>DD</sub> rising	V <sub>LVW3</sub>	4.5 4.6	4.6 4.7	4.7 4.8	v
19	Ρ	Low-voltage warning threshold — high range 0 V <sub>DD</sub> falling V <sub>DD</sub> rising	V <sub>LVW2</sub>	4.2 4.3	4.3 4.4	4.4 4.5	V
20	Ρ	Low-voltage warning threshold low range 1 V <sub>DD</sub> falling V <sub>DD</sub> rising	V <sub>LVW1</sub>	2.84 2.90	2.92 2.98	3.00 3.06	V
21	Ρ	Low-voltage warning threshold — low range 0 V <sub>DD</sub> falling V <sub>DD</sub> rising	V <sub>LVW0</sub>	2.66 2.72	2.74 2.80	2.82 2.88	V
22	Т	Low-voltage inhibit reset/recover hysteresis 5 V 3 V	V <sub>hys</sub>		100 60		mV
23	D	RAM retention voltage	V <sub>RAM</sub>	—	0.6	1.0	V

### Table 10. DC Characteristics (continued)

Num	С	Parameter	Symbol	Min	Typical <sup>1</sup>	Max	Unit
24 [		DC injection current <sup>5 6 7 8</sup> (single pin limit) V <sub>IN</sub> >V <sub>DD</sub> V <sub>IN</sub> <v<sub>SS</v<sub>		0 0		2 0.2	mA
		DC injection current (Total MCU limit, includes sum of all stressed pins) $\begin{array}{c} V_{IN} > V_{DD} \\ V_{IN} < V_{SS} \end{array}$	I <sub>IC</sub>	0 0	_	25 5	mA

### Table 10. DC Characteristics (continued)

<sup>1</sup> Typical values are based on characterization data at 25°C unless otherwise stated.

<sup>2</sup> Measured with  $V_{In} = V_{DD}$  or  $V_{SS}$ .

<sup>3</sup> Measured with  $V_{In} = V_{SS}$ .

<sup>4</sup> Measured with  $V_{In} = V_{DD}$ .

- <sup>5</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).
- $^{6}\,$  All functional non-supply pins are internally clamped to V\_{SS} and V\_{DD}
- <sup>7</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- $^{8}~$  The RESET pin does not have a clamp diode to  $V_{DD}$  Do not drive this pin above  $V_{DD}.$




Figure 4. Typical I<sub>OH</sub> vs.  $V_{DD}$ - $V_{OH}$  at  $V_{DD}$  = 3V (Low Drive, PTxDSn = 0)




Figure 5. Typical  $I_{OH}$  vs.  $V_{DD}$ - $V_{OH}$  at  $V_{DD}$  = 3V (High Drive, PTxDSn = 1)




Figure 6. Typical  $I_{OH}$  vs.  $V_{DD}$ - $V_{OH}$  at  $V_{DD}$  = 5V (Low Drive, PTxDSn = 0)




Figure 7. Typical  $I_{OH}$  vs.  $V_{DD}$ - $V_{OH}$  at  $V_{DD}$  = 5 V (High Drive, PTxDSn = 1)

## 2.6 Supply Current Characteristics

Table 11.	Supply	Current	Characteristics
-----------	--------	---------	-----------------

Num	С	Parameter	Symbol	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max <sup>2</sup>	Unit
1	С	Run supply current <sup>3</sup> measured at (CPU	RI <sub>DD</sub>	5	2.67	TBD	_
		clock = 2 MHz, f <sub>Bus</sub> = 1MHz)	DD	3	2.64	TBD	mA
2	с	Run supply current <sup>3</sup> measured at (CPU	RI <sub>DD</sub>	5	14.8	TBD	
2		clock = 16 MHz, f <sub>Bus</sub> = 8 MHz)	ם טייי	3	14.7	TBD	mA
3	С	Run supply current <sup>3</sup> measured at (CPU	RI <sub>DD</sub>	5	42	TBD	
0	Ŭ	clock = 50 MHz, $f_{Bus}$ = 25 MHz)	ם טייי	3	41.8	TBD	mA
4	с	Stop2 mode supply current -40 °C 25 °C 105 °C	S2I <sub>DD</sub>	5	0.80	TBD TBD TBD	μA
4		–40 °C 25 °C 105 °C	DD	3	0.80	TBD TBD TBD	μA
5	с	Stop3 mode supply current -40 °C 25 °C 105 °C	S3I <sub>DD</sub>	5	0.90	TBD TBD TBD	μA
		–40 °C 25 °C 105 °C		3	0.90	TBD TBD TBD	μA
6	с	RTI adder to stop2 or stop3 <sup>4</sup> , 25°C	S23I <sub>DDRTI</sub>	5	300		nA
0			DDRTI	3	300		nA
7	с	LVD adder to stop3 (LVDE = LVDSE = 1)	S3I <sub>DDLVD</sub>	5	110		μA
			UDDLVD	3	90		μA
8	С	Adder to stop3 for oscillator enabled <sup>5</sup> (ERCLKEN =1 and EREFSTEN = 1)	S3I <sub>DDOSC</sub>	5, 3	5		μA

<sup>1</sup> Typicals are measured at 25°C.

<sup>2</sup> Values given here are preliminary estimates prior to completing characterization.

<sup>3</sup> All modules clocks switch on, code run from flash, FEI mode, and does not include any dc loads on port pins.

<sup>4</sup> Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode.

<sup>5</sup> Values given under the following conditions: low range operation (RANGE = 0), low power mode (HGO = 0).

## 2.7 Analog Comparator (ACMP) Electricals

Num	С	Rating	Symbol	Min	Typical	Мах	Unit
1	—	Supply voltage	V <sub>DD</sub>	2.7	_	5.5	V
2	Т	Supply current (active)	I <sub>DDAC</sub>	—	20	35	μA
3	D	Analog input voltage	V <sub>AIN</sub>	$V_{SS} - 0.3$	_	V <sub>DD</sub>	V
4	D	Analog input offset voltage	V <sub>AIO</sub>		20	40	mV
5	D	Analog Comparator hysteresis	V <sub>H</sub>	3.0	6.0	20.0	mV
6	D	Analog input leakage current	I <sub>ALKG</sub>	—	_	1.0	μA
7	D	Analog Comparator initialization delay	t <sub>AINIT</sub>	—	_	1.0	μS
8	D	Bandgap Voltage Reference Factory trimmed at V <sub>DD</sub> = 3.0 V, Temp = 25°C	V <sub>BG</sub>	1.19	1.20	1.21	V

## 2.8 ADC Characteristics

Characteristic	Conditions	Symb	Min	Typical <sup>1</sup>	Мах	Unit	Comment
Supply voltage	Absolute	V <sub>DDAD</sub>	2.7	_	5.5	V	
Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> -V <sub>DDAD</sub> ) <sup>2</sup>	$\Delta V_{DDAD}$	-100	0	100	mV	
Ground voltage	Delta to $V_{SS} (V_{SS} - V_{SSAD})^2$	$\Delta V_{SSAD}$	-100	0	100	mV	
Ref Voltage High		V <sub>REFH</sub>	2.7	V <sub>DDAD</sub>	V <sub>DDAD</sub>	V	
Ref Voltage Low		V <sub>REFL</sub>	V <sub>SSAD</sub>	V <sub>SSAD</sub>	V <sub>SSAD</sub>	V	
Input Voltage		V <sub>ADIN</sub>	V <sub>REFL</sub>	_	V <sub>REFH</sub>	V	
Input Capacitance		C <sub>ADIN</sub>	—	4.5	5.5	pF	
Input Resistance		R <sub>ADIN</sub>	—	3	5	kΩ	
	12 bit mode f <sub>ADCK</sub> > 4MHz f <sub>ADCK</sub> < 4MHz				2 5		
Analog Source Resistance	10 bit mode f <sub>ADCK</sub> > 4MHz f <sub>ADCK</sub> < 4MHz	R <sub>AS</sub>			5 10	kΩ	External to MCU
	8 bit mode (all valid f <sub>ADCK</sub> )		—	—	10		
ADC	High Speed (ADLPC=0)	4	0.4	—	8.0	N 41 1-	
Conversion Clock Freq.	Low Power (ADLPC=1)	f <sub>ADCK</sub>	0.4	_	4.0	MHz	

### Table 13. 5 Volt 12-bit ADC Operating Conditions

- <sup>1</sup> Typical values assume  $V_{DDAD} = 5.0 \text{ V}$ , Temp = 25°C, f<sub>ADCK</sub>=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- <sup>2</sup> DC potential difference.




Figure 8. ADC Input Impedance Equivalency Diagram

Characteristic	Conditions	С	Symb	Min	Typical <sup>1</sup>	Max	Unit	Comment
Supply CurrentADLPC =1ADLSMP=1 ADCO=1		т	I <sub>DDAD</sub>	_	133	_	μA	
Supply CurrentADLPC =1ADLSMP=0 ADCO=1		т	I <sub>DDAD</sub>	_	218	_	μA	
Supply CurrentADLPC =0ADLSMP=1 ADCO=1		т	I <sub>DDAD</sub>	_	327	_	μA	
Supply CurrentADLPC =0ADLSMP=0 ADCO=1		Ρ	I <sub>DDAD</sub>	_	0.582	1	mA	
Supply Current	Stop, Reset, Module Off		I <sub>DDAD</sub>		0.011	1	μA	

Characteristic	Conditions	С	Symb	Min	Typical <sup>1</sup>	Max	Unit	Comment
ADC	High Speed (ADLPC=0)			2	3.3	5		t <sub>ADACK</sub> =
Asynchronous Clock Source	Low Power (ADLPC=1)	Т	f <sub>ADACK</sub>	1.25	2	3.3	MHz	1/f <sub>ADACK</sub>
Conversion	Short Sample (ADLSMP=0)			_	20	_	ADCK	
Time (Including sample time)	Long Sample (ADLSMP=1)	Т	t <sub>ADC</sub>		40		cycles	See Table 8
	Short Sample (ADLSMP=0)				3.5		ADCK	for conversion time variances
Sample Time	Long Sample (ADLSMP=1)	Т	t <sub>ADS</sub>	_	23.5		cycles	
Total	12 bit mode	Т		_	±3.0	_		
Unadjusted	10 bit mode	Р	E <sub>TUE</sub>		±1	±2.5	LSB <sup>2</sup>	Includes quantization
Error	8 bit mode	Т			±0.5	±1.0		·
	12 bit mode	Т			±1.75			
Differential Non-Linearity	10 bit mode <sup>3</sup>	Р	DNL		±0.5	±1.0	LSB <sup>2</sup>	
	8 bit mode <sup>4</sup>	Т			±0.3	±0.5		
	12 bit mode	Т			±1.5			
Integral Non-Linearity	10 bit mode	Т	INL		±0.5	±1.0	LSB <sup>2</sup>	
,	8 bit mode	Т			±0.3	±0.5		
	12 bit mode	Т			±1.5			
Zero-Scale Error	10 bit mode	Р	E <sub>ZS</sub>		±0.5	±1.5	LSB <sup>2</sup>	$V_{ADIN} = V_{SSAD}$
	8 bit mode	Т		_	±0.5	±0.5		
	12 bit mode	Т			±1			
Full-Scale Error	10 bit mode	Т	E <sub>FS</sub>		±0.5	±1	LSB <sup>2</sup>	$V_{ADIN} = V_{DDAD}$
	8 bit mode	Т		_	±0.5	±0.5		
	12 bit mode			_	-1 to 0	_		
Quantization Error	10 bit mode	D	EQ	_	—	±0.5	LSB <sup>2</sup>	
	8 bit mode				—	±0.5		
	12 bit mode				±1	-		
Input Leakage Error	10 bit mode	D	E <sub>IL</sub>		±0.2	±2.5	LSB <sup>2</sup>	Pad leakage <sup>4</sup> * R <sub>AS</sub>
	8 bit mode			—	±0.1	±1	]	
Temp Sensor Voltage	25°C	D	V <sub>TEMP25</sub>	_	1.396	_	V	
Temp Sensor	−40 °C — 25 °C	P	~	—	3.266	—	m\//00	
Slope	25 °C — 85 °C	D	m	_	3.638	_	mV/°C	

## Table 14. 5 Volt 12-bit ADC Characteristics ( $V_{REFH} = V_{DDAD}$ , $V_{REFL} = V_{SSAD}$ ) (continued)

- <sup>1</sup> Typical values assume V<sub>DDAD</sub> = 5.0 V, Temp = 25°C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- <sup>2</sup> 1 LSB = ( $V_{REFH} V_{REFL}$ )/2<sup>N</sup>
- <sup>3</sup> Monotonicity and No-Missing-Codes guaranteed in 10 bit and 8 bit modes
- <sup>4</sup> Based on input pad leakage current. Refer to pad electricals.

## 2.9 External Oscillator (XOSC) Characteristics

### Table 15. Oscillator Electrical Specifications (Temperature Range = -40 to 105°C Ambient)

Num	С	Rating	Symbol	Min	Typical <sup>1</sup>	Мах	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1) FEE or FBE mode <sup>2</sup> High range (RANGE = 1) PEE or PBE mode <sup>3</sup> High range (RANGE = 1, HGO = 1) BLPE mode High range (RANGE = 1, HGO = 0) BLPE mode	f <sub>lo</sub> f <sub>hi-fll</sub> f <sub>hi-pll</sub> f <sub>hi-hgo</sub> f <sub>hi-lp</sub>	32 1 1 1		38.4 5 16 16 8	kHz MHz MHz MHz MHz MHz
2		Load capacitors	C <sub>1</sub> C <sub>2</sub>		e crystal o acturer's re		
3	_	Feedback resistor Low range (32 kHz to 38.4 kHz) High range (1 MHz to 16 MHz)	R <sub>F</sub>		10 1		MW
4	_	Series resistor Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R <sub>S</sub>		0 100 0 0 0 0	  0 10 20	kΩ
5	т	Crystal start-up time <sup>4</sup> Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) <sup>5</sup> High range, high gain (RANGE = 1, HGO = 1) <sup>5</sup>	t CSTL-LP CSTL-HGO CSTH-LP CSTH-HGO		200 400 5 15	 	ms
6	Т	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode <sup>2</sup> PEE or PBE mode <sup>3</sup> BLPE mode	f <sub>extal</sub>	0.03125 1 0		5 16 40	MHz


<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

<sup>2</sup> When MCG is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

<sup>3</sup> When MCG is configured for PEE or PBE mode, input clock source must be divisible using RDIV to within the range of 1 MHz to 2MHz.

<sup>4</sup> This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

<sup>5</sup> 4 MHz crystal



## 2.10 MCG Specifications

### Table 16. MCG Frequency Specifications (Temperature Range = -40 to 125°C Ambient)

Num	С	Rating	Symbol	Min	Typical	Max	Unit
1	Ρ	Internal reference frequency - factory trimmed at $V_{DD} = 5$ V and temperature = 25 °C	f <sub>int_ft</sub>	_	31.25		kHz
2	Ρ	Average internal reference frequency – untrimmed <sup>1</sup>	f <sub>int_ut</sub>	25	32.7	41.66	kHz
3	Ρ	Average internal reference frequency – user trimmed	f <sub>int_t</sub>	31.25	_	39.0625	kHz
4	D	Internal reference startup time	t <sub>irefst</sub>	—	60	100	μS
5		DCO output frequency range - untrimmed <sup>1</sup> value provided for reference: f <sub>dco_ut</sub> = 1024 X f <sub>int_ut</sub>	f <sub>dco_ut</sub>	25.6			MHz
6	D	DCO output frequency range - trimmed	f <sub>dco_t</sub>	32	—	40	MHz
7	D	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)	$\Delta f_{dco\_res\_t}$	_	±0.1	±0.2	%f <sub>dco</sub>
8	D	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)	$\Delta f_{dco\_res\_t}$	_	±0.2	±0.4	%f <sub>dco</sub>
9	D	Total deviation of trimmed DCO output frequency over voltage and temperature	$\Delta f_{dco_t}$	_	0.5 -1.0	±2	%f <sub>dco</sub>
10	D	Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0 – 70 °C	$\Delta f_{dco_t}$	_	±0.5	±1	%f <sub>dco</sub>
11	D	FLL acquisition time <sup>2</sup>	t <sub>fll_acquire</sub>	_	—	1	ms
12	D	PLL acquisition time <sup>3</sup>	t <sub>pll_acquire</sub>	—	—	1	ms
13	D	Long term Jitter of DCO output clock (averaged over 2ms interval) <sup>4</sup>	C <sub>Jitter</sub>	-	0.02	0.2	%f <sub>dco</sub>
14	D	VCO operating frequency	f <sub>vco</sub>	7.0	—	55.0	MHz
17	D	Jitter of PLL output clock measured over 625 ns <sup>5</sup>	f <sub>pll_jitter_625ns</sub>	_	0.566 <sup>5</sup>	_	%f <sub>pll</sub>
18	D	Lock entry frequency tolerance <sup>6</sup>	D <sub>lock</sub>	±1.49	_	±2.98	%

Num	С	Rating	Symbol	Min	Typical	Max	Unit
19	D	Lock exit frequency tolerance <sup>7</sup>	D <sub>unl</sub>	±4.47		±5.97	%
20	D	Lock time — FLL	t <sub>fll_lock</sub>	_	_	t <sub>fll_acquire+</sub> 1075(1/ <sup>f</sup> int_t)	s
21	D	Lock time — PLL	t <sub>pll_lock</sub>		_	t <sub>pll_acquire+</sub> 1075(1/ <sup>f</sup> pll_ref)	s
22	D	Loss of external clock minimum frequency – RANGE = 0	f <sub>loc_low</sub>	(3/5) x f <sub>int</sub>	_	_	kHz

<sup>1</sup> TRIM register at default value (0x80) and FTRIM control bit at default value (0x0).

<sup>2</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

<sup>3</sup> This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

<sup>4</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>BUS</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.

<sup>5</sup> 625 ns represents 5 time quanta for CAN applications, under worst case conditions of 8 MHz CAN bus clock, 1 Mbps CAN bus speed, and 8 time quanta per bit for bit time settings. 5 time quanta is the minimum time between a synchronization edge and the sample point of a bit using 8 time quanta per bit.

<sup>6</sup> Below D<sub>lock</sub> minimum, the MCG is guaranteed to enter lock. Above D<sub>lock</sub> maximum, the MCG will not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.

<sup>7</sup> Below  $D_{unl}$  minimum, the MCG will not exit lock if already in lock. Above  $D_{unl}$  maximum, the MCG is guaranteed to exit lock.

## 2.11 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

### 2.11.1 Control Timing

Num	С	Parameter	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	D	Bus frequency (t <sub>cyc</sub> = 1/f <sub>Bus</sub> )	f <sub>Bus</sub>	dc	—	24	MHz
2	D	Internal low-power oscillator period	t <sub>LPO</sub>	800		1500	μS
3	D	External reset pulse width <sup>2</sup> (t <sub>cyc</sub> = 1/f <sub>Self_reset</sub> )	t <sub>extrst</sub>	100		_	ns
4	D	Reset low drive	t <sub>rstdrv</sub>	66 x t <sub>cyc</sub>		_	ns
5	D	Active background debug mode latch setup time	t <sub>MSSU</sub>	500			ns
6	D	Active background debug mode latch hold time	t <sub>MSH</sub>	100		—	ns
7	D	IRQ pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>3</sup>	t <sub>ILIH,</sub> t <sub>IHIL</sub>	100 1.5 x t <sub>cyc</sub>	_	_	ns
8	D	KBIPx pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>3</sup>	t <sub>ILIH,</sub> t <sub>IHIL</sub>	100 1.5 x t <sub>cyc</sub>	_	_	ns
9	D	Port rise and fall time $(load = 50 \text{ pF})^4$ Slew rate control disabled (PTxSE = 0), Low Drive Slew rate control enabled (PTxSE = 1), Low Drive Slew rate control disabled (PTxSE = 0), Low Drive Slew rate control enabled (PTxSE = 1), Low Drive	t <sub>Rise</sub> , t <sub>Fall</sub>		11 35 40 75		ns

Table 17. Control Timing

<sup>1</sup> Typical values are based on characterization data at  $V_{DD}$  = 5.0 V, 25 °C unless otherwise stated.

<sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

<sup>3</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 $^4$  Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels. Temperature range –40 °C to 105 °C.




Figure 9. Reset Timing





Figure 10. IRQ/KBIPx Timing

### 2.11.2 Timer (TPM/FTM) Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

NUM	с	Function	Symbol	Min	Мах	Unit
1	—	External clock frequency	f <sub>TPMext</sub>	DC	f <sub>Bus</sub> /4	MHz
2	—	External clock period	t <sub>TPMext</sub>	4	_	t <sub>cyc</sub>
3	D	External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>
4	D	External clock low time	t <sub>ciki</sub>	1.5	_	t <sub>cyc</sub>
5	D	Input capture pulse width	t <sub>ICPW</sub>	1.5	_	t <sub>cyc</sub>

Table 18. TPM/FTM Input Timing






Figure 12. Timer Input Capture Pulse

### 2.11.3 MSCAN

Num	С	Parameter	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	D	MSCAN Wake-up dominant pulse filtered	t <sub>WUP</sub>			2	μs
2	D	MSCAN Wake-up dominant pulse pass	t <sub>WUP</sub>	5		5	μs

### Table 19. MSCAN Wake-up Pulse Characteristics

<sup>1</sup> Typical values are based on characterization data at  $V_{DD}$  = 5.0 V, 25 °C unless otherwise stated.

## 2.12 SPI Characteristics

Table 20 and Figure 13 through Figure 16 describe the timing requirements for the SPI system.

Num <sup>1</sup>	С	Characteristic <sup>2</sup>	Symbol	Min	Max	Unit
1	D	Operating frequency Master Slave		f <sub>Bus</sub> /2048 dc	f <sub>Bus</sub> /2 f <sub>Bus</sub> /4	Hz
2	D	Cycle time Master Slave	-3UN	2 4	2048 —	t <sub>cyc</sub>
3	D	Enable lead time Master Slave		 1/2	1/2	<sup>t</sup> scк
4	D	Enable lag time Master Slave		 1/2	1/2	<sup>t</sup> scк
5	D	Clock (SPSCK) high time Master and Slave	t <sub>SCKH</sub>	1/2 t <sub>SCK</sub> – 25	_	ns
6	D	Clock (SPSCK) low time Master and Slave	t <sub>SCKL</sub>	1/2 t <sub>SCK</sub> – 25	_	ns
7	D	Data setup time (inputs) Master Slave	t <sub>SI(M)</sub> t <sub>SI(S)</sub>	30 30	_	ns
8	D	Data hold time (inputs) Master Slave		30 30	_	ns
9	D	Access time, slave <sup>3</sup>	t <sub>A</sub>	0	40	ns
10	D	Disable time, slave <sup>4</sup>	t <sub>dis</sub>	—	40	ns
11	D	Data setup time (outputs) Master Slave		25 25	_	ns
12	D	Data hold time (outputs) Master Slave		-10 -10	_	ns


### Table 20. SPI Electrical Characteristic

<sup>1</sup> Refer to Figure 13 through Figure 16.

 $^2$  All timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless noted; 100 pF load on all SPI pins. All timing assumes slew rate control disabled and high drive strength enabled for SPI output pins.

<sup>3</sup> Time to data active from high-impedance state.

<sup>4</sup> Hold time to high-impedance state.




NOTES:

1.  $\overline{SS}$  output mode (MODFEN = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.






NOTES:


1.  $\overline{SS}$  output mode (MODFEN = 1, SSOE = 1).


2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 14. SPI Master Timing (CPHA = 1)



1. Not defined but normally MSB of character just received





## 2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see Chapter 4, "Memory."

Num	С	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	—	Supply voltage for program/erase	V <sub>prog/erase</sub>	2.7		5.5	V
2	—	Supply voltage for read operation	V <sub>Read</sub>	2.7		5.5	V
3	—	Internal FCLK frequency <sup>2</sup>	f <sub>FCLK</sub>	150		200	kHz
4		Internal FCLK period (1/FCLK)	t <sub>Fcyc</sub>	5		6.67	μs
5	—	Byte program time (random location) <sup>2</sup>	t <sub>prog</sub>	9		t <sub>Fcyc</sub>	
6	—	Byte program time (burst mode) <sup>2</sup>	t <sub>Burst</sub>	4		t <sub>Fcyc</sub>	
7	—	Page erase time <sup>3</sup>	t <sub>Page</sub>	4000		t <sub>Fcyc</sub>	
8	—	Mass erase time <sup>2</sup>	t <sub>Mass</sub>	20,000		t <sub>Fcyc</sub>	
9	с	Program/erase endurance <sup>4</sup> $T_L$ to $T_H = -40^{\circ}C$ to $105^{\circ}C$ $T = 25^{\circ}C$		10,000	 100,000	_	cycles
10	С	Data retention <sup>5</sup>	t <sub>D_ret</sub>	15	100	—	years

Table 21	Flash	Characteristics
	i iusii	Unaracteristics

<sup>1</sup> Typical values are based on characterization data at  $V_{DD} = 5.0 \text{ V}$ , 25°C unless otherwise stated.

<sup>2</sup> The frequency of this clock is controlled by a software setting.

<sup>3</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

- <sup>4</sup> Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale Semiconductor defines typical endurance, please refer to Engineering Bulletin EB619/D, *Typical Endurance for Nonvolatile Memory.*
- <sup>5</sup> Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale Semiconductor defines typical data retention, please refer to Engineering Bulletin EB618/D, *Typical Data Retention for Nonvolatile Memory.*

## 2.14 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.


### 2.14.1 Radiated Emissions


Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East). For more detailed information concerning the evaluation results, conditions and setup, please refer to the EMC Evaluation Report for this device.

**Mechanical Outline Drawings** 

# 3 Mechanical Outline Drawings


## 3.1 80-pin LQFP Package






			DOCUMENT NO: 98ARL10530D			
<b>Freescale</b>	MECHANICAL OUTLINES DICTIONARY					
			PAGE:	1	418	
© FREESCALE SEMICONDUCTOR, INC. ALL RICHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY, PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.	DO NOT SCALE	THIS DRAWING	REV:	С		
NOTES:						
1. DIMENSIONS ARE IN MILLIMETERS.						
2. DIMENSIONING AND TOLERANCING PER	R ASME Y14.5M-1994.					
3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.						
A. DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.						
PROTRUSION SHALL NOT CAUSE THE BY MORE THAN 0.08 mm AT MAXIM LOCATED ON THE LOWER RADIUS OR	THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.					
6. THIS DIMENSION DOES NOT INCLUDE IS 0.25 mm PER SIDE. THIS DIMENS INCLUDING MOLD MISMATCH.						
27 exact shape of each corner is (	OPTIONAL.					
AND 0.25 mm FROM THE LEAD TIP.	LAT SECTION OF THE LE	EAD BETWEEN 0.1 m	m			
TITLE: 80LD LQFP,		CASE NUMBER: 1	418-01			
14 X 14 X 1.4	PKG,	STANDARD: NON-	-JEDEC			
0.65 PITCH, CASE		PACKAGE CODE:	8245	SHEET:	3 OF 4	

### 3.2 64-pin LQFP Package




**Mechanical Outline Drawings** 




• FREESCALE SENICONDUCTOR. LINC. ALL RIGHTS RESERVED.		MECHANICAL OUTLINES	DOCUME	DOCUMENT NO: 98ASS23234W				
		DICTIONARY		PAGE:	840	)F		
ELECTRONIC VE DIRECTLY FRO VERSIONS ARE	RSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DW THE DOCUMENT CONTROL REPOSITORY. PRINTED UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.	DO NOT SCALE	THIS DRAWING	REV:	E			
NO	NOTES:							
1.	DIMENSIONS ARE IN MI	LLIMETERS.						
2.	DIMENSIONING AND TOL	ERANCING PER	ASME Y14.5M-	1994.				
3.	DATUMS A, B AND D TO	D BE DETERMINE	D AT DATUM P	LANE H.				
4	DIMENSIONS TO BE DET	FERMINED AT SE	ATING PLANE	C.				
	THIS DIMENSION DOES PROTRUSION SHALL NOT BY MORE THAN 0.08 mm LOCATED ON THE LOWEF PROTRUSION AND ADJAC	F CAUSE THE LE n AT MAXIMUM M R RADIUS OR TH	AD WIDTH TO ATERIAL COND E FOOT. MINI	EXCEED T ITION. D MUM SPAC	HE UPPER I AMBAR CANI E BETWEEN	_IMIT		
Â	THIS DIMENSION DOES IS 0.25 mm PER SIDE. DIMENSION INCLUDING	THIS DIMENSI	ON IS MAXIMU					
$ $ $\triangle$	EXACT SHAPE OF EACH	CORNER IS OPT	IONAL.					
	THESE DIMENSIONS APP 0.1 mm AND 0.25 mm F			THE LEA	D BETWEEN			
TITLE:	64LD LQFP,		CASE NUMBER	840F-02				
	10 X 10 X 1.4 5 PITCH, CASE (	PKG,	STANDARD: JE	DEC MS-0	EC MS-026 BCD			
0.	S PIICH, CASE (	JUILINE	PACKAGE COD	E: 8426	SHEET:	3		

**Mechanical Outline Drawings** 

## 3.3 64-pin QFP Package



### **Mechanical Outline Drawings**



	MECHANICAL OUTLINES	DOCUMENT NO: 98ASB42844B			
	DICTIONARY	PAGE: 840B			
© FREESCALE SUITONDUTOR, MENICONCUCION, RESERVED. ELECTRONIC VERSIONS AND REMCONTROL REPORT HER RECESSED DIRECTLY FROM THE DOCUMENT CONTROL REPORTIONS, PRINTED VERSIONS ARE UNCONTROLED EXCEPT WEN STAMPED "CONTROLLED COPY" IN RED.	DO NOT SCALE THIS DRAWIN	G REV: B			
NOTES:					
1. DIMENSIONING AND TOLERANC	CING PER ASME Y14.5M, 1994.				
2. CONTROLLING DIMENSION: MIL	LIMETER.				
3. DATUM PLANE -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.					
4. DATUMS A-B AND -D- TO I	BE DETERMINED AT DATUM PLAN	Е —Н—.			
$\triangle$ dimensions to be determin	ED AT SEATING PLANE -C				
DIMENSIONS DO NOT INCLUDE SIDE. DIMENSIONS DO INCLUE		PROTRUSION IS 0.25mm PER TERMINED AT DATUM PLANE -H			
	DE DAMBAR PROTRUSION. ALLOWA N EXCESS OF THE DIMENSION AT DT BE LOCATED ON THE LOWER				
	Ι				
TITLE:	CASE NUMBER	: 840B-01			
64LD QFP (14 X					
	PACKAGE COD	E: 6057 SHEET: 3 OF 4			

# 4 Revision History

### Table 22. Revision History

Revision	Description
1	Initial published

#### How to Reach Us:

### Home Page:

http://www.freescale.com

E-mail: support@freescale.com

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 1-800-521-6274 or +1-480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MCF51AC256 Rev.1 06/2008 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008. All rights reserved.

