16-bit Proprietary Microcontroller

CMOS

F²MC-16LX MB90330 Series

MB90333A/F334A/V330A

■ DESCRIPTION

The MB90330 series are 16-bit microcontrollers designed for applications, such as personal computer peripheral devices, that require USB communications. The USB feature supports not only 12-Mbps Function operation but also Mini-HOST operation. It is equipped with functions that are suitable for personal computer peripheral devices such as displays and audio devices, and control of mobile devices that support USB communications. While inheriting the AT architecture of the F²MC* family, the instruction set supports the C language and extended addressing modes and contains enhanced signed multiplication and division instructions as well as a substantial collection of improved bit manipulation instructions. In addition, long word processing is now available by introducing a 32-bit accumulator.

*: F²MC stands for FUJITSU Flexible Microcontroller, a registered trademark of FUJITSU LIMITED.


■ FEATURES

Clock

- Built-in oscillation circuit and PLL clock frequency multiplication circuit
- Oscillation clock
- The main clock is the oscillation clock divided into 2 (for oscillation 6 MHz: 3 MHz)
- Clock for USB is 48 MHz
- Machine clock frequency of 6 MHz, 12 MHz, or 24 MHz selectable
- Minimum execution time of instruction: 41.6 ns (6 MHz oscillation clock, 4-time multiplied: machine clock
 24 MHz and at operating Vcc = 3.3 V.

(Continued)

■ PACKAGES





(Continued)

- The maximum memory space : 16 MB
- 24-bit addressing
- Bank addressing
- Instruction system
 - Data types: Bit, Byte, Word and Long word
 - Addressing mode (23 types)
 - Enhanced high-precision computing with 32-bit accumulator
 - Enhanced Multiply/Divide instructions with sign and the RETI instruction

• Instruction system compatible with high-level language (C language) and multi-task

- · Employing system stack pointer
- Instruction set symmetry and barrel shift instructions
- Program Patch Function (2 address pointer)
- 4-byte instruction queue
- Interrupt function
 - · Priority levels are programmable
 - 32 interrupts function
- Data transfer function
 - Extended intelligent I/O service function (El²OS): Maximum of 16 channels
 - μDMAC : Maximum 16 channels

• Low Power Consumption Mode

- Sleep mode (with the CPU operating clock stopped)
- Time-base timer mode (with the oscillator clock and time-base timer operating)
- Stop mode (with the oscillator clock stopped)
- CPU intermittent operation mode (with the CPU operating at fixed intervals of set cycles)
- Watch mode (with 32 kHz oscillator clock and watch timer operating)

Package

- LQFP-120P (FPT-120P-M05 : 0.40 mm pin pitch)
- LQFP-120P (FPT-120P-M21: 0.50 mm pin pitch)
- Process: CMOS technology
- Operation guaranteed temperature : 40 °C to + 85 °C (0 °C to + 70 °C when USB is in use)

■ INTERNAL PERIPHERAL FUNCTION (RESOURCE)

• I/O port : Max 94 ports

Time-base timer : 1 channelWatchdog timer : 1 channel

• Watch timer: 1channel

• 16-bit reload timer: 3 channels

Multi-functional timer

• 16-bit free run timer: 1 channel

• Output compare : 4 channels

An interrupt request can be output when the 16-bit free-run timer value matches the compare register value.

• Input capture : 4channels

Upon detection of the effective edge of the signal input to the external input pin, the input capture unit sets the input capture data register to the 16-bit free-run timer value to output an interrupt request.

- 8/16-bit PPG timer (8-bit × 6 channels or 16-bit × 3 channels) the period and duty of the output pulse can be set by the program.
- 16-bit PWC timer: 1 channel

Timer function and pulse width measurement function

• UART : 4 channels

- Full-duplex double buffer (8-bit length)
- Asynchronous transfer or clock-synchronous serial (I/O extended serial) transfer can be set.

• I/O extended serial interface : 1 channel

• DTP/External interrupt circuit (8 channels)

- Activate the extended intelligent I/O service by external interrupt input
- · Interrupt output by external interrupt input

• Delay interrupt output module

Output an interrupt request for task switching

• 8/10-bit A/D converter : 16 channels

• 8-bit resolution or 10-bit resolution can be set.

• USB: 1 channel

- USB function (conform to USB2.0 Full Speed)
- Full Speed is supported/Endpoint are specifiable up to six.
- Dual port RAM (The FIFO mode is supported).
- Transfer type: Control, Interrupt, Bulk, or Isochronous transfer possible
- USB Mini-HOST function

• I2C* Interface : 3 channels

- Supports Intel SM bus standard and Phillips I²C bus standards
- Two-wire data transfer protocol specification
- Master and slave transmission/reception

*: I2C license:

Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Philips.

■ PRODUCT LINEUP

Part number	MB90V330A	MB90F334A	MB90333A		
Туре	For evaluation	Built-in Flash memory	Built-in Mask ROM		
ROM capacity	No	384 KB 256 KB			
RAM capacity	28 KB	24 KB	16 KB		
Emulator-specific power supply *	Used bit		-		
CPU functions	Number of basic instructions Minimum instruction execution time Addressing type Program Patch Function Maximum memory space	: 351 instructions : 41.6 ns/at oscillation of (When 4 times are used 24 MHz) : 23 types : For 2 address pointers : 16 MB	-		
Ports	I/O Ports (CMOS) 94 ports				
UART	Equipped with full-duplex dou Clock synchronous or asynch It can also be used for I/O se Built-in special baud-rate ger Built-in 4 channels	nronous operation selectal rial	ble		
16-bit reload timer	16-bit reload timer operation Built-in 3 channels				
Multi-functional timer	16-bit free run timer × 1 channel Output compare × 4 channels Input capture × 4 channels 8/16-bit PPG timer (8-bit mode × 6 channels, 16-bit mode × 3 channels) 16-bit PWC timer × 1 channel				
8/10-bit A/D converter	16 channels (input multiplex) 8-bit resolution or 10-bit reso Conversion time : 7.16 μs at	lution can be set.	ne clock at maximum)		
DTP/External interrupt	8 channels Interrupt factor : "L"→"H" edg	ge/"H"→"L" edge/"L" level/'	H" level selectable		
I ² C	3 channels				
I/O extended serial interface	1 channel				
USB	1 channel USB function (conform to USB2.0 Full Speed) USB Mini-HOST function				
External bus interface	For multi-bus/non-multi-bus				
Withstand voltage of 5 V	16 ports (excluding VBUS an	d I/O for I ² C)			
Low Power Consumption Mode	Sleep mode/Time-base timer mode/Stop mode/CPU intermittent mode/ Watch mode				
Process	CMOS				
Operating voltage	$3.3~\text{V} \pm 0.3~\text{V}$ (at maximum m	and the state of A MILL \			

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply Switching) about details.


■ PACKAGES AND PRODUCT MODELS

Package	MB90333A	MB90F334A	MB90V330A
FPT-120P-M05 (LQFP-0.40 mm)	0	0	×
FPT-120P-M21 (LQFP-0.50 mm)	0	0	×
PGA-299C-A01 (PGA)	×	×	0

 \bigcirc : Yes \times : No

Note: For detailed information on each package, see "■ PACKAGE DIMENSIONS".

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin no.	Pin name	Circuit type*	Function		
108, 107	X0, X1	Α	Terminals to connect the oscillator. When connecting an external clock, leave the X1 pin side unconnected.		
13, 14	X0A, X1A	Α	32 kHz oscillation terminals.		
90	RST	F	External reset input pin.		
00 1 100	P00 to P07		General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD00 to RD07 = 1) by the pull-up resistor setting register (RDR0). (When the power output is set, it is invalid.)		
93 to 100	AD00 to AD07	Н	Function as an I/O pin for the low-order external address and data bus in multiplex mode.		
	D00 to D07		Function as an output pin for the low-order external data bus in non-multiplex mode.		
	P10 to P13		General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD10 to RD13 = 1) by the pull-up resistor setting register (RDR1). (When the power output is set, it is invalid.)		
101 to 104	AD08 to AD11	Н	Function as an I/O pin for the high-order external address and data bus in multiplex mode.		
	D08 to D11		Function as an output pin for the high-order external data bus in non-multiplex mode.		
	P14 to P17		General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD14 to RD17 = 1) by the pull-up resistor setting register (RDR1). (When the power output is set, it is invalid.)		
109 to 112	AD12 to D15	Н	Function as an I/O pin for the high-order external address and data bus in multiplex mode.		
	D12 to D15		Function as an output pin for the high-order external data bus in non-multiplex mode.		
	P20 to P23		This is a general purpose I/O port. When the bits of external address output control register (HACR) are set to "1" in external bus mode, these pins function as general purpose I/O ports.		
113 to 116	A16 to A19	D	When the bits of external address output control register (HACR) are set to "0" in multiplex mode, these pins function as address high output pins (A16 to A19).		
	A16 to A19		When the bits of external address output control register (HACR) are set to "0" in non-multiplex mode, these pins function as address high output pins (A16 to A19).		

Pin no.	Pin name	Circuit	Function	
LQFP	Fill Hallie	type*		
	P24 to P27		This is a general purpose I/O port. When the bits of external address output control register (HACR) are set to "1" in external bus mode, these pins function as general purpose I/O ports.	
117 to 120	A20 to A23	D	When the bits of external address output control register (HACR) are set to "0" in multiplex mode, these pins function as address high output pins (A20 to A23).	
	A20 to A23		When the bits of external address output control register (HACR) are set to "0" in non-multiplex mode, these pins function as address high output pins (A20 to A23).	
	PPG0 to PPG3		Function as ch0 to ch3 output pins for the 8-bit PPG timer.	
	P30		General purpose input/output port.	
1	A00	D	Function as the external address pin in non-multi-bus mode.	
	TIN1		Function as an event input pin for 16-bit reload timer ch1.	
	P31		General purpose input/output port.	
2	A01	D	Function as the external address pin in non-multi-bus mode.	
	TOT1		Function as the output pin for 16-bit reload timer ch1.	
	P32		General purpose input/output port.	
3	A02	D	Function as the external address pin in non-multi-bus mode.	
	TIN2		Function as an event input pin for 16-bit reload timer ch2.	
	P33		General purpose input/output port.	
4	A03	D	Function as the external address pin in non-multi-bus mode.	
	TOT2		Function as the output pin for 16-bit reload timer ch2.	
5 to 8	P34 to P37	D	General purpose input/output port.	
3 10 6	A04 to A07	D	Function as the external address pin in non-multi-bus mode.	
	P40		General purpose input/output port.	
9	A08	G	Function as the external address pin in non-multi-bus mode.	
	TIN0		Function as an event input pin for 16-bit reload timer ch0.	
	P41		General purpose input/output port.	
10	A09	G	Function as the external address pin in non-multi-bus mode.	
	TOT0		Function as the output pin for 16-bit reload timer ch0.	
	P42		General purpose input/output port.	
11	A10	G	Function as the external address pin in non-multi-bus mode.	
	SIN0		Function as a data input pin for UART ch0.	
	P43		General purpose input/output port.	
12	A11	G	Function as the external address pin in non-multi-bus mode.	
	SOT0		Function as a data output pin for UART ch0.	
	P44		General purpose input/output port.	
17	A12	G	Function as the external address pin in non-multi-bus mode.	
	SCK0		Function as a clock I/O pin for UART ch0.	

Pin no. LQFP	Pin name	Circuit type*	Function
Logii	P45	71	General purpose input/output port.
18	A13	G	Function as the external address pin in non-multi-bus mode.
_	SIN1		Function as a data input pin for UART ch1.
	P46		General purpose input/output port.
19	A14	G	Function as the external address pin in non-multi-bus mode.
	SOT1		Function as a data output pin for UART ch1.
	P47		General purpose input/output port.
20	A15	G	Function as the external address pin in non-multi-bus mode.
	SCK1		Function as a clock I/O pin for UART ch1.
	P50	_	General purpose input/output port.
81	ALE	- L	Function as the address latch enable signal (ALE) pin in external bus mode.
	P51		General purpose input/output port.
82	RD	- L	Function as the read strobe output (RD) pin in external bus mode.
	P52		General purpose input/output port.
83	WRL	L	Function as the data write strobe output (WRL) pin on the lower side in external bus mode. This pin functions as a general-purpose I/O port when the WRE bit in the EPCR register is "0".
	P53		General purpose input/output port.
84	WRH	L	Function as the data write strobe output (WRH) pin on the higher side in bus width 16-bit external bus mode. This pin functions as a general-purpose I/O port when the WRE bit in the EPCR register is "0".
	P54		General purpose input/output port.
85	HRQ	L	Function as the hold request input (HRQ) pin in external bus mode. This pin functions as a general-purpose I/O port when the HDE bit in the EPCR register is "0".
	P55		General purpose input/output port.
86	HAK	L	Function as the hold acknowledge output (HAK) pin in external bus mode. This pin functions as a general-purpose I/O port when the HDE bit in the EPCR register is "0".
	P56		General purpose input/output port.
91	RDY	L	Function as the external ready input (RDY) pin in external bus mode. This pin functions as a general-purpose I/O port when the RYE bit in the EPCR register is "0".
	P57		General purpose input/output port.
92	CLK	L	Function as the machine cycle clock output (CLK) pin in external bus mode. This pin functions as a general-purpose I/O port when the CKE bit in the EPCR register is "0".
21 22	P60, P61		General purpose input/output port. (With stand voltage of 5 V)
21, 22	INTO, INT1	C	Function as external interrupt ch0 and ch1 input pins.

Pin no.		Circuit	
LQFP	Pin name	type*	Function
	P62		General purpose input/output ports. (Withstand voltage of 5 V)
23	INT2	С	Function as an external interrupt ch2 input pin.
	SIN		Simple serial I/O data input pin.
	P63		General purpose input/output port. (Withstand voltage of 5 V)
24	INT3	С	Function as an external interrupt ch3 input pin.
	SOT		Simple serial I/O data output pin.
	P64		General purpose input/output port. (Withstand voltage of 5 V)
25	INT4	С	Function as an external interrupt ch4 input pin.
	SCK		Simple serial I/O clock input/output pin.
	P65		General purpose input/output port. (Withstand voltage of 5 V)
26	INT5	С	Function as an external interrupt ch5 input pin.
	PWC		Function as the PWC input pin.
	P66		General purpose input/output port. (Withstand voltage of 5 V)
27	INT6	С	Function as an external interrupt ch6 input pin.
21	SCL0		Function as the ch0 clock I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.
	P67	С	General purpose input/output port. (Withstand voltage of 5 V)
28	INT7		Function as an external interrupt ch7 input pin.
20	SDA0		Function as the ch0 data I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.
39 to 46	P70 to P77	- 1	General purpose input/output port.
39 10 40	AN0 to AN7		Function as input pins for analog ch0 to ch7.
10 to FF	P80 to P87		General purpose input/output port.
48 to 55	AN8 to AN15	'	Function as input pins for analog ch8 to ch15.
20	P90	_	General purpose input/output port.
29	SIN2	D	Function as a data input pin for UART ch2.
20	P91	Б	General purpose input/output port.
30	SOT2	D	Function as a data output pin for UART ch2.
31	P92	D	General purpose input/output port.
31	SCK2		Function as a clock I/O pin for UART ch2.
32	P93	D	General purpose input/output port.
32	SIN3		Function as a data input pin for UART ch3.
33	P94	D	General purpose input/output port.
	SOT3		Function as a data output pin for UART ch3.
34	P95	D	General purpose input/output port.
	SCK3		Function as a clock I/O pin for UART ch3.
	P96		General purpose input/output port. (Withstand voltage of 5 V)
35	ADTG	С	Function as the external trigger input pin when the A/D converter is being used.
	FRCK		Function as the external clock input pin when the free-run timer is being used.


Pin no.		Circuit	
LQFP	Pin name	type*	Function
56 to 59	PA0 to PA3	С	General purpose input/output port. (Withstand voltage of 5 V)
36 10 39	IN0 to IN3	C	Function as the input capture ch0 to ch3 trigger inputs.
60 to 62	PA4 to PA7	С	General purpose input/output port. (Withstand voltage of 5 V)
60 to 63	OUT0 to OUT3	C	Function as the output compare ch0 to ch3 event output pins.
	PB0		General purpose input/output port. (Withstand voltage of 5 V)
64	SCL1	С	Function as the ch1 clock I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.
	PB1		General purpose input/output port. (Withstand voltage of 5 V)
65	SDA1	С	Function as the ch1 data I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.
	PB2		General purpose input/output port. (Withstand voltage of 5 V)
66	SCL2	С	Function as the ch2 clock I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.
	PB3		General purpose input/output port. (Withstand voltage of 5 V)
67	SDA2	С	Function as the ch2 data I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.
68	PB4	С	General purpose input/output port. (Withstand voltage of 5 V)
CO 70	PB5, PB6	D	General purpose input/output port.
69, 70	PPG4, PPG5		Function as ch4 and ch5 output pins for the 8-bit PPG timer.
71	VBUS	С	Terminal for state detection of USB cable. (Withstand voltage of 5 V)
73	DVM	K	USB function D– pin.
74	DVP	K	USB function D+ pin.
77	HVM	K	USB Mini-HOST D- pin.
78	HVP	K	USB Mini-HOST D+ pin.
80	HCON	Е	External pull-up resistor connect pin.
36	AVcc	_	A/D converter power supply pin.
37	AVRH	J	A/D converter external reference power supply pin.
38	AVss	_	A/D converter power supply pin.
87 to 89	MD2 to MD0	В	Operation mode select input pin.
15	Vcc	_	Power supply pin.
75	Vcc	_	Power supply pin.
79	Vcc		Power supply pin.
105	Vcc		Power supply pin.
16	Vss	_	Power supply pin (GND).
47	Vss		Power supply pin (GND).
72	Vss		Power supply pin (GND).
76	Vss	_	Power supply pin (GND).
106	Vss	_	Power supply pin (GND).

^{*:} For circuit information, see "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
А	X1 X1A X0 X0A Standby control signal	 High-rate oscillation feedback resistor, approx.1 MΩ Low-rate oscillation feedback resistor, approx.10 MΩ With standby control
В	Hysteresis input	CMOS hysteresis input
С	Nch Nout Hysteresis input Standby control signal	CMOS hysteresis input Nch open drain output
D	Pch Pout Nout Not Hysteresis input Standby control signal	CMOS output CMOS hysteresis input (With input interception function at standby) Notes: Share one output buffer because both output of I/O port and internal resource are used. Share one input buffer because both input of I/O port and internal resource are used.
E	Pch Pout Nch Nout	CMOS output
F	R Hysteresis input	CMOS hysteresis input with pull-up resistor

Туре	Circuit	Remarks
G	Open drain control signal Nout Nout Hysteresis input Standby control signal	CMOS output CMOS hysteresis input (With input interception function at standby) With open drain control signal
н	CTL Pout Nout Nout Standby control signal	CMOS output CMOS input (With input interception function at standby) With input pull-up register control
I	Pch Pout Nout Hysteresis input Standby control signal A/D converter analog input	CMOS output CMOS hysteresis input (With input interception function at standby) Analog input (The A/D converter analog input is enabled when the corresponding bit in the analog input enable register (ADER) is 1.) Notes: Because the output of the I/O port and the output of internal resources are used combinedly, one output buffer is shared. Because the input of the I/O port and the input of internal resources are used combinedly, one input buffer is shared.
J	AVRH input A/D converter analog input enable signal	A/D converter (AVRH) voltage input pin (Continued)



■ HANDLING DEVICES

1. Preventing latchup and turning on power supply

Latchup may occur on CMOS IC under the following conditions:

- If a voltage higher than Vcc or lower than Vss is applied to input and output pins.
- A voltage higher than the rated voltage is applied between Vcc and Vss.
- If the AVcc power supply is turned on before the Vcc voltage.

Ensure that you apply a voltage to the analog power supply at the same time as Vcc or after you turn on the digital power supply (when you perform power-off, turn off the analog power supply first or at the same time as Vcc and the digital power supply).

If latch-up occurs, the supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Use meticulous care not to let any voltage exceed the maximum rating.

2. Treatment of unused pins


Leaving unused input pins unconnected can cause abnormal operation or latchup, leading to permanent damage. Unused input pins should always be pulled up or down through resistance of at least 2 $k\Omega$. Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins. If there is unused output pin, make it to open.

3. Treatment of power supply pins on models with A/D converters

Even when the A/D converters are not in use, be sure to make the necessary connections AVcc = AVRH = Vcc, and AVss = Vss.

4. About the attention when the external clock is used

Using external clock



5. Treatment of power supply pins (Vcc/Vss)

In products with multiple Vcc or Vss pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the Vcc and Vss pins of this device at the low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μ F between Vcc and Vss near this device.

6. About Crystal oscillator circuit

Noise near the X0/X1 pins and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1 pins and X0A/X1A pins, the crystal oscillator (or the ceramic oscillator) and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended to design the PC board artwork with the X0/X1 pins and X0A/X1A pins surrounded by ground plane because stable operation can be expected with such a layout.

7. Caution on Operations during PLL Clock Mode

Even if the oscillator comes off or the clock input stops with the PLL clock selected for this microcontroller, the microcontroller may continue to operate at the free-running frequency of the PLL internal automatic oscillator circuit. Performance of this operation, however, cannot be guaranteed.

8. Stabilization of supply voltage

A sudden change in the supply voltage may cause the device to malfunction even within the $V_{\rm CC}$ supply voltage operating range. For stabilization reference, the supply voltage should be stabilized so that $V_{\rm CC}$ ripple variations (peak-to-peak value) at commercial frequencies (50 MHz to 60 MHz) fall below 10% of the standard $V_{\rm CC}$ supply voltage and the transient regulation does not exceed 0.1 V/ms at temporary changes such as power supply switching.


9. When the dual-supply is used as a single-supply device

If you are using only a single-system of the MB90330 series that come in the dual-system product, use it with X0A = VSS : X1A = OPEN.

10. Writing to flash memory

For serial writing to flash memory, always make sure that the operating voltage Vcc is between 3.13 V and 3.6 V. For normal writing to flash memory, always make sure that the operating voltage Vcc is between 3.0 V and 3.6 V.

■ BLOCK DIAGRAM




^{*:} Channel for use in 8-bit mode. 3 channels (ch1, ch3, ch5) are used in 16-bit mode.

Note: I/O ports share pins with peripheral function (resources).


For details, see "■ PIN ASSIGNMENT" and "■ PIN DESCRIPTION".

Note also that pins used for peripheral function (resources) cannot serve as I/O ports.

■ MEMORY MAP




Memory map of MB90330 series (1/3)



^{*1 :} In the area of F80000н to F8FFFFн and FC0000н to FCFFFFн at MB90F334, a value of "1" is read at read operating.

Memory map of MB90330 series (2/3)

^{*2:} In the area of FA0000н to FAFFFFн and FC0000н to FCFFFFн at MB90333, a value of "1" is read at read operating.




Memory map of MB90330 series (3/3)

Notes: • When the ROM mirror function register has been set, the mirror image data at higher addresses ("FF8000H to FFFFFH") of bank FF is visible from the higher addresses ("008000H to 00FFFFH") of bank 00.


- The ROM mirror function is effective for using the C compiler small model.
- The lower 16-bit addresses of bank FF are equivalent to those of bank 00. Since the ROM area in bank FF exceeds 48 KB, however, the mirror image of all the data in the ROM area cannot be reproduced in bank 00.
- When the C compiler small model is used, the data table mirror image can be shown at "008000H to 00FFFFH" by storing the data table at "FF8000H to FFFFFFH". Therefore, data tables in the ROM area can be referred without declaring the far addressing with the pointer.

■ F²MC-16L CPU PROGRAMMING MODEL


• Dedicated register



• General purpose register



• Processor status



■ I/O MAP

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
000000н	PDR0	Port 0 Data Register	R/W	Port 0	XXXXXXXXB
000001н	PDR1	Port 1 Data Register	R/W	Port 1	XXXXXXXX
000002н	PDR2	Port 2 Data Register	R/W	Port 2	XXXXXXXXB
000003н	PDR3	Port 3 Data Register	R/W	Port 3	XXXXXXXX
000004н	PDR4	Port 4 Data Register	R/W	Port 4	XXXXXXXXB
000005н	PDR5	Port 5 Data Register	R/W	Port 5	XXXXXXXXB
000006н	PDR6	Port 6 Data Register	R/W	Port 6	XXXXXXXXB
000007н	PDR7	Port 7 Data Register	R/W	Port 7	XXXXXXXXB
000008н	PDR8	Port 8 Data Register	R/W	Port 8	XXXXXXXXB
000009н	PDR9	Port 9 Data Register	R/W	Port 9	- XXXXXXXB
00000Ан	PDRA	Port A Data Register	R/W	Port A	XXXXXXXXB
00000Вн		Prohibite	ed	•	<u> </u>
00000Сн	PDRB	Port B Data Register	R/W	Port B	- XXXXXXXB
00000Дн	DDRB	Port B Direction Register	R/W	Port B	- 0 0 0 0 0 0 0в
00000Ен		Duolailaite	. al	•	<u> </u>
00000Fн		Prohibite	ea		
000010н	DDR0	Port 0 Direction Register	R/W	Port 0	0 0 0 0 0 0 0 0 _B
000011н	DDR1	Port 1 Direction Register	R/W	Port 1	0 0 0 0 0 0 0 0 _B
000012н	DDR2	Port 2 Direction Register	R/W	Port 2	0 0 0 0 0 0 0 0 _B
000013н	DDR3	Port 3 Direction Register	R/W	Port 3	0 0 0 0 0 0 0 0 _B
000014н	DDR4	Port 4 Direction Register	R/W	Port 4	0 0 0 0 0 0 0 0 _B
000015н	DDR5	Port 5 Direction Register	R/W	Port 5	0 0 0 0 0 0 0 0 _B
000016н	DDR6	Port 6 Direction Register	R/W	Port 6	0 0 0 0 0 0 0 0в
000017н	DDR7	Port 7 Direction Register	R/W	Port 7	0 0 0 0 0 0 0 0в
000018н	DDR8	Port 8 Direction Register	R/W	Port 8	0 0 0 0 0 0 0 0 _B
000019н	DDR9	Port 9 Direction Register	R/W	Port 9	- 0 0 0 0 0 0 0в
00001Ан	DDRA	Port A Direction Register	R/W	Port A	0 0 0 0 0 0 0 0 _B
00001Вн	ODR4	Port 4 Output Pin Register	R/W	Port 4 (open drain control)	0 0 0 0 0 0 0 0 0в
00001Сн	RDR0	Port 0 Pull-up Resistance Register	R/W	Port 0 (PULL-UP)	00000000
00001Dн	RDR1	Port 1 Pull-up Resistance Register	R/W	Port 1 (PULL-UP)	0 0 0 0 0 0 0 0в
00001Ен	ADER0	Analog Input Enable Register 0	R/W	Port 7, 8, A/D	11111111
00001Fн	ADER1	Analog Input Enable Register 1	R/W	Port 7, 8, A/D	11111111
000020н	SMR0	Serial Mode Register ch0	R/W		0 0 1 0 0 0 0 0в
000021н	SCR0	Serial Control Register ch0	R/W		0 0 0 0 0 1 0 0в
000000	SIDR0	Serial Input Data Register ch0	R	UART0	VVVVVV .
000022н	SODR0	Serial Output Data Register ch0	W	1	XXXXXXXXB
000023н	SSR0	Serial Status Register ch0	R/W	1	0 0 0 0 1 0 0 0в
000024н	UTRLR0	UART Prescaler Reload Register ch0	R/W	Communication	0 0 0 0 0 0 0 0в
000025н	UTCR0	UART Prescaler Control Register ch0	R/W	Prescaler (UART0)	0 0 0 0 - 0 0 0в

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
000026н	SMR1	Serial Mode Register ch1	R/W		0 0 1 0 0 0 0 0в
000027н	SCR1	Serial Control Register ch1	R/W		0 0 0 0 0 1 0 0в
000000	SIDR1	Serial Input Data Register ch1	R	UART1	VVVVVV-
000028н	SODR1	Serial Output Data Register ch1	W	1	XXXXXXXXB
000029н	SSR1	Serial Status Register ch1	R/W		00001000в
00002Ан	UTRLR1	UART Prescaler Reload Register ch1	R/W	Communication	0 0 0 0 0 0 0 0 _B
00002Вн	UTCR1	UART Prescaler Control Register ch1	R/W	Prescaler (UART1)	0000-000в
00002Сн	SMR2	Serial Mode Register ch2	R/W		00100000в
00002Dн	SCR2	Serial Control Register ch2	R/W		00000100в
000005	SIDR2	Serial Input Data Register ch2	R	UART2	2000000
00002Ен	SODR2	Serial Output Data Register ch2	W		XXXXXXXXB
00002Fн	SSR2	Serial Status Register ch2	R/W	1	00001000в
000030н	UTRLR2	UART Prescaler Reload Register ch2	R/W	Communication	00000000
000031н	UTCR2	UART Prescaler Control Register ch2	R/W	Prescaler (UART2)	0000-000в
000032н	SMR3	Serial Mode Register ch3	R/W		00100000в
000033н	SCR3	Serial Control Register ch3	R/W	UART3	00000100в
	SIDR3	Serial Input Data Register ch3	R		XXXXXXXXB
000034н	SODR3	Serial Output Data Register ch3	W		
000035н	SSR3	Serial Status Register ch3	R/W		00001000в
000036н	UTRLR3	UART Prescaler Reload Register ch3	R/W	Communication	0000000
000037н	UTCR3	UART Prescaler Control Register ch3	R/W	Prescaler (UART3)	0000-000в
000038н		<u> </u>			
to		Prohibite	ed		
00003Вн		,			
00003Сн	ENIR	DTP/Interrupt Enable Register	R/W		0 0 0 0 0 0 0 0в
00003Dн	EIRR	DTP/Interrupt Source Register	R/W	DTP/External	0 0 0 0 0 0 0 0в
00003Ен	ELVR	Request Level Setting Register Lower	R/W	Interrupt	0 0 0 0 0 0 0 0в
00003Fн	LLVIX	Request Level Setting Register Upper	R/W		0 0 0 0 0 0 0 0в
000040н	ADCS0	A/D Control Status Register Lower	R/W		0 0 Ов
000041н	ADCS1	A/D Control Status Register Upper	R/W	8/10-bit	0 0 0 0 0 0 0 0в
000042н	ADCR0	A/D Data Register Lower	R/W	A/D Converter	XXXXXXXXB
000043н	ADCR1	A/D Data Register Upper	R/W		0 0 1 0 1 XXX _B
000044н		Prohibite	ed		
000045н	ADMR	A/D Conversion Channel Selection Register	R/W	8/10-bit A/D Converter	0 0 0 0 0 0 0 0 0в
000046н	PPGC0	PPG0 Operation Mode Control Register	R/W	PPG ch0	0Х0 0 0ХХ1в
000047н	PPGC1	PPG1 Operation Mode Control Register	R/W	PPG ch1	0Х0 0 0 0 0 1в
000048н	PPGC2	PPG2 Operation Mode Control Register	R/W	PPG ch2	0Х0 0 0ХХ1в

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
000049н	PPGC3	PPG3 Operation Mode Control Register	R/W	PPG ch3	0Х0 0 0 0 0 1в
00004Ан	PPGC4	PPG4 Operation Mode Control Register	R/W	PPG ch4	0Х0 0 0ХХ1в
00004Вн	PPGC5	PPG5 Operation Mode Control Register	R/W	PPG ch5	0Х0 0 0 0 0 1в
00004Сн	PPG01	PPG0 and PPG1 Output Control Register	R/W	PPG ch0/1	0 0 0 0 0 0XXB
00004Дн		Prohibited		I	l
00004Ен	PPG23	PPG2 and PPG3 Output Control Register	R/W	PPG ch2/3	0 0 0 0 0 0 XXB
00004Fн		Prohibited			l
000050н	PPG45	PPG4 and PPG5 Output Control Register	R/W	PPG ch4/5	0 0 0 0 0 0 XXB
000051н		Prohibited		I	I
000052н	ICS01	Input Capture Control Status Register 01	R/W	Input Capture ch0/1	0 0 0 0 0 0 0 0 0в
000053н	ICS23	Input Capture Control Status Register 23	R/W	Input Capture ch2/3	0 0 0 0 0 0 0 0 0в
000054н	OCS0	Output Compare Control Register ch0 Lower	R/W	Output	0 0 0 0 0 Ов
000055н	OCS1	Output Compare Control Register ch1 Upper	R/W	Compare ch0/1	00000
000056н	OCS2	Output Compare Control Register ch2 Lower	R/W	Output	0 0 0 0 0 Ов
000057н	OCS3	Output Compare Control Register ch3 Upper	R/W	Compare ch2/3	00000
000058н	SMCS	Serial Mode Control Status Register	R/W	Futon dod Coniol	XXXX0 0 0 0 _B
000059н	Sivics	Serial Mode Control Status Register	FX/ V V	Extended Serial I/O	0000010в
00005Ан	SDR	Serial Data Register	R/W	.,,	XXXXXXXX
00005Вн	SDCR	Communication Prescaler Control Register	R/W	Communication Prescaler	0ХХХО О О Ов
00005Сн	PWCSR	PWC Control Status Register	R/W		0 0 0 0 0 0 0 0в
00005Dн	FWCSK	r we control status register	17/ 7 7	4C bit	0 0 0 0 0 0 0 X _B
00005Ен	PWCR	PWC Data Buffer Register	R/W	16-bit PWC Timer	0 0 0 0 0 0 0 0в
00005Fн	FVVCK	PWC Data Bullet Register	FX/ V V	1 WO TIME	0 0 0 0 0 0 0 0в
000060н	DIVR	PWC Dividing Ratio Register	R/W		0 OB
000061н		Prohibited			
000062н	TMCSR0	Timer Control Status Register ch0	R/W		0 0 0 0 0 0 0 0в
000063н	TWOSKU	Timer Control Status (Vegister Cho	13/77		XXXX 0 0 0 0 _B
000064н	TMR0	16-bit Timer Register ch0 Lower	R	16-bit	XXXXXXXX
000004H	TMRLR0	16-bit Reload Register ch0 Lower	W	Reload Timer ch0	XXXXXXXX
000065н	TMR0	16-bit Timer Register ch0 Upper	R		XXXXXXXX
00000n	TMRLR0	16-bit Reload Register ch0 Upper	W		XXXXXXXX

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
000066н	TMCSR1	Timer Control Status Register ch1	R/W		0 0 0 0 0 0 0 0в
000067н	TIVICSKI	Timer Control Status Register Citi	IX/VV		XXXX 0 0 0 0 _B
000068н	TMR1	16-bit Timer Register ch1 Lower	R	16-bit Reload	XXXXXXXXB
ООООООН	TMRLR1	16-bit Reload Register ch1 Lower	W	Timer ch1	XXXXXXXXB
000069н	TMR1	16-bit Timer Register ch1 Upper	R	-	XXXXXXXXB
ОООООЭН	TMRLR1	16-bit Reload Register ch1 Upper	W		XXXXXXXXB
00006Ан	TMCSR2	Timer Central Status Beginter sh?	R/W		0 0 0 0 0 0 0 0в
00006Вн	TIVICSRZ	Timer Control Status Register ch2	K/VV		XXXX 0 0 0 0 _B
000060	TMR2	16-bit Timer Register ch2 Lower	h2 Lower R 16-bit Reload		
00006Сн	TMRLR2	16-bit Reload Register ch2 Lower	W	Timer ch2	XXXXXXXXB
00006Dн	TMR2	16-bit Timer Register ch2 Upper	R		XXXXXXXXB
НООООО	TMRLR2	16-bit Reload Register ch2 Upper	W		XXXXXXXXB
00006Ен		Prohibited	k	•	
00006Fн	ROMM	ROM Mirror Function Selection Register	W	ROM Mirror Function Selection Module	1 1в
000070н	IBSR0	I ² C Bus Status Register ch0	R		0 0 0 0 0 0 0 0в
000071н	IBCR0	I ² C Bus Control Register ch0	R/W	1,,,,,	0 0 0 0 0 0 0 0в
000072н	ICCR0	I ² C Bus Clock Selection Register ch0	R/W	I ² C Bus Interface ch0	XX 0 XXXXXB
000073н	IADR0	I ² C Bus Address Register ch0	R/W	CITO	XXXXXXXXB
000074н	IDAR0	I ² C Bus Data Register ch0	R/W		XXXXXXXXB
000075н		Prohibited	k	•	
000076н	IBSR1	I ² C Bus Status Register ch1	R		0 0 0 0 0 0 0 0в
000077н	IBCR1	I ² C Bus Control Register ch1	R/W	120 5	0 0 0 0 0 0 0 0в
000078н	ICCR1	I ² C Bus Clock Selection Register ch1	R/W	I ² C Bus Interface ch1	XX 0 XXXXXB
000079н	IADR1	I ² C Bus Address Register ch1	R/W	Citt	XXXXXXXXB
00007Ан	IDAR1	I ² C Bus Data Register ch1	R/W		XXXXXXXXB
00007Вн		Prohibited	t		
00007Сн	IBSR2	I ² C Bus Status Register ch2	R		0 0 0 0 0 0 0 0в
00007Dн	IBCR2	I ² C Bus Control Register ch2	bit Reload Register ch2 Upper Prohibited M Mirror Function Selection gister Bus Status Register ch0 Bus Control Register ch0 Bus Address Register ch0 Bus Data Register ch0 Bus Status Register ch0 Bus Clock Selection Register ch0 Bus Data Register ch0 Prohibited Bus Status Register ch1 Bus Control Register ch1 Bus Clock Selection Register ch1 Bus Clock Selection Register ch1 Bus Clock Selection Register ch1 Bus Address Register ch1 Bus Address Register ch1 Bus Data Register ch1 Bus Data Register ch2 Bus Control Register ch2 Bus Clock Selection Register ch2 Bus Address Register ch2		0 0 0 0 0 0 0 0в
00007Ен	ICCR2	I ² C Bus Clock Selection Register ch2	R/W	I ² C Bus Interface ch2	XX 0 XXXXXB
00007Fн	IADR2	I ² C Bus Address Register ch2	0112	XXXXXXXXB	
000080н	IDAR2	I ² C Bus Data Register ch2	R/W	1	XXXXXXXXB
000081н to 000085н		Prohibited	d		

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
000086н	TCDT	Timer Data Register Lower	R/W		0 0 0 0 0 0 0 0в
000087н	ICDI	Timer Data Register Upper	R/W	-	0 0 0 0 0 0 0 0 _B
000088н	TCCS	Timer Control Status Register Lower	R/W	16-bit Free-Run	0 0 0 0 0 0 0 0в
000089н	1005	Timer Control Status Register Upper	R/W	Timer	0 0 0 0 0 0в
00008Ан	CPCLR	Compare Clear Register Lower	R/W	-	XXXXXXXXB
00008Вн	CPCLR	Compare Clear Register Upper	R/W	-	XXXXXXXXB
00008Сн to 00009Ан		Prohibited	i		
00009Вн	DCSR	DMA Descriptor Channel Specification Register	R/W	DMAG	0 0 0 0 0 0 0 0в
00009Сн	DSRL	DMA Status Register Lower	R/W	μDMAC	0 0 0 0 0 0 0 0в
00009Dн	DSRH	DMA Status Register Upper	R/W		0 0 0 0 0 0 0 0в
00009Ен	PACSR	Program Address Detection Control Status Register	R/W	Address Match Detection	0 0 0 0 0 0 0 0в
00009Fн	DIRR	Delay Interruption Factor Generation/ Release Register	R/W	Delay Interrupt	Ов
0000А0н	LPMCR	Low Power Consumption Mode Register	R/W	Low Power Consumption Control Circuit	0 0 0 1 1 0 0 0в
0000А1н	CKSCR	Clock Selection Register	R/W	Clock	11111100в
0000А2н		Prohibited	ı	•	
0000АЗн		Profilbited	1		
0000А4н	DSSR	DMA Stop Status Register	R/W	μDMAC	0 0 0 0 0 0 0 0в
0000А5н	ARSR	Automatic Ready Function Selection Register	W		0 0 1 1 0 Ов
0000А6н	HACR	External Address Output Control Register	W	External Pin	*****
0000А7н	EPCR	Bus Control Signal Control Register	W	-	1000*10-в
0000А8н	WDTC	Watchdog Control Register	R/W	Watchdog Timer	Х - ХХХ 1 1 1в
0000А9н	TBTC	Time-base Timer Control Register	R/W	Time-base Timer	1 0 0 1 0 Ов
0000ААн	WTC	Watch Timer Control Register	R/W	Watch Timer	10001000в
0000АВн		Prohibited	1		
0000АСн	DERL	DMA Enable Register Lower	R/W	μDMAC	0 0 0 0 0 0 0 0в
0000АДн	DERH	DMA Enable Register Upper	R/W	μΕΙΝΙΛΟ	0 0 0 0 0 0 0 0в
0000АЕн	FMCR	Flash Memory Control Status Register	R/W	Flash Memory I/F	0 0 0 Х 0 0 0 0в
0000АFн		Prohibited	ł		

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000В0н	ICR00	Interrupt Control Register 00	R/W		00000111в
0000В1н	ICR01	Interrupt Control Register 01	R/W		00000111в
0000В2н	ICR02	Interrupt Control Register 02	R/W		00000111в
0000ВЗн	ICR03	Interrupt Control Register 03	R/W		00000111В
0000В4н	ICR04	Interrupt Control Register 04	R/W		00000111в
0000В5н	ICR05	Interrupt Control Register 05	R/W		00000111в
0000В6н	ICR06	Interrupt Control Register 06	R/W		00000111в
0000В7н	ICR07	Interrupt Control Register 07	R/W	Interrupt	00000111в
0000В8н	ICR08	Interrupt Control Register 08	R/W	Controller	00000111в
0000В9н	ICR09	Interrupt Control Register 09	R/W		00000111в
0000ВАн	ICR10	Interrupt Control Register 10	R/W	-	00000111В
0000ВВн	ICR11	Interrupt Control Register 11	R/W	-	00000111в
0000ВСн	ICR12	Interrupt Control Register 12	R/W	-	00000111в
0000ВДн	ICR13	nterrupt Control Register 13 R/W		00000111в	
0000ВЕн	ICR14	Interrupt Control Register 14	R/W	-	00000111В
0000ВFн	ICR15	Interrupt Control Register 15	R/W	-	00000111В
0000С0н	HCNT0	USB Host Control Register 0	R/W		0 0 0 0 0 0 0 0в
0000С1н	HCNT1	USB Host Control Register 1	R/W		0000001в
0000С2н	HIRQ	USB Host Interruption Register	R/W		0 0 0 0 0 0 0 0в
0000СЗн	HERR	USB Host Error Status Register	R/W		0000011в
0000С4н	HSTATE	USB Host State Status Register	R/W		ХХ 0 1 0 0 1 0в
0000С5н	HFCOMP	USB SOF Interrupt FRAME Compare Register	R/W		0 0 0 0 0 0 0 0в
0000С6н		USB Retry Timer Setting Register 0	R/W	LIOD MILITIOOT	0 0 0 0 0 0 0 0в
0000С7н	HRTIMER	USB Retry Timer Setting Register 1	R/W	USB Mini-HOST	0 0 0 0 0 0 0 0в
0000С8н		USB Retry Timer Setting Register 2	R/W		XXXXXX 0 0 _B
0000С9н	HADR	USB Host Address Register	R/W		X 0 0 0 0 0 0 0 _B
0000САн	HEOF	USB EOF Setting Register 0	R/W		0 0 0 0 0 0 0 0в
0000СВн	ПЕОР	USB EOF Setting Register 1	R/W		XX 0 0 0 0 0 0 _B
0000ССн	ПЕВАМЕ	terrupt Control Register 15 SB Host Control Register 0 SB Host Control Register 1 SB Host Interruption Register SB Host Error Status Register SB Host State Status Register SB SOF Interrupt FRAME Compare egister SB Retry Timer Setting Register 0 SB Retry Timer Setting Register 1 SB Retry Timer Setting Register 2 SB Host Address Register SB Host Address Register 0 SB FRAME Setting Register 0 SB FRAME Setting Register 1 SB FRAME Setting Register 1		0 0 0 0 0 0 0 0в	
0000СДн	HFRAME	USB FRAME Setting Register 1	R/W		XXXXX 0 0 0 _B
0000СЕн	HTOKEN	USB Host Token End Point Register	R/W		0 0 0 0 0 0 0 0в
0000СFн		Prohibited	t	1	1
0000D0н	UDCC	UDC Control Register	R/W	USB Function	10100000в
0000D1н		Prohibited	<u> </u>	l .	1

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000D2н	EP0C	EDO Control Bogistor	R/W		Х 1 0 0 0 0 0 0в
0000Д3н	EPUC	EP0 Control Register	R/W	1	XXXX 0 0 0 X _B
0000Д4н	EP1C	ED1 Control Register	R/W	1	0 0 0 0 0 0 0 0в
0000Д5н	EPIC	EP1 Control Register	R/W	1	0 1 1 0 0 0 0 1в
0000D6н	EP2C	EP2 Control Register	R/W	1	0 1 0 0 0 0 0 0в
0000D7н	EF2C	EF2 Control Register	R/W		0 1 1 0 0 0 0 0в
0000Д8н	EP3C	EP3 Control Register	R/W		0 1 0 0 0 0 0 0в
0000D9н	EFSC	EF3 Control Register	R/W		0 1 1 0 0 0 0 0в
0000Дн	EP4C	EP4 Control Register	R/W		0 1 0 0 0 0 0 0в
0000ДВн	EF4C	EF4 Control Register	R/W		0 1 1 0 0 0 0 0в
0000DСн	EP5C	EP5 Control Register	R/W		0 1 0 0 0 0 0 0в
0000DDн	LF3C	LF 3 Control Negister	R/W		0 1 1 0 0 0 0 0в
0000ДЕн	TMSP	Time Stamp Register	R		0 0 0 0 0 0 0 0в
0000DFн	TIVISE	Time Stamp Register	R/W		0 0 0 0 0 0 0 0в
0000Е0н	UDCS	UDC Status Register	R/W		0 0 0 0 0 0 0 0в
0000Е1н	UDCIE	UDC Interrupt Enable Register	R/W		0 0 0 0 0 0 0 0в
0000Е2н	EP0IS	EP0I Status Register	R/W		XXXXXXXXB
0000ЕЗн	EFUIS	EFUI Status Negistei	R/W		1 0 XXX 1 XX _B
0000Е4н	EP0OS	EP00 Status Register	R/W	USB Function	XXXXXXXXB
0000Е5н	EF003	EFOO Status Negister	R/W	- OSB FUNCTION	1 0 0 XX 0 0 X _B
0000Е6н	EP1S	EP1 Status Register	R		XXXXXXXXB
0000Е7н	EF13	Er i Status Negistei	R/W		100000XB
0000Е8н	EP2S	EP2 Status Register	R		XXXXXXXXB
0000Е9н	LF 25	LF 2 Status Negister	R/W		100000XB
0000ЕАн	EP3S	EP3 Status Register	R		XXXXXXXX
0000ЕВн	LF33	LF 3 Status Negister	R/W		100000XB
0000ЕСн	EP4S	EP4 Status Register	R		XXXXXXXX
0000ЕДн	EF43	EF4 Status Negister	R/W		1 0 0 0 0 0 0 X _B
0000ЕЕн	EP5S	EP5 Status Register	R		XXXXXXXX
0000ЕГн	EF33	EF3 Status Negister	R/W		100000XB
0000F0н	EP0DT	EP0 Data Register	R/W		XXXXXXXXB
0000F1н	LFODT	LF 0 Data Negister	R/W		XXXXXXXX
0000F2н	EP1DT	ED1 Data Register	R/W		XXXXXXXXB
0000F3н	EFIDI	EP1 Data Register	R/W]	XXXXXXXXB
0000F4н	EP2DT	ED2 Data Posistor	R/W]	XXXXXXXXB
0000F5н	LF2U1	EP2 Data Register	R/W		XXXXXXXXB
0000F6н	EP3DT	EP3 Data Register	R/W]	XXXXXXXXB
0000F7н	EF3D1	LF 3 Data Negistel	R/W]	XXXXXXXXB

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000F8н	ED4DT	ED4 Data Dagistar	R/W		XXXXXXXXB
0000F9н	EP4DT	EP4 Data Register	R/W	USB Function	XXXXXXXXB
0000FAн	EDEDT	EDE Data Danietor	R/W	- USB Function	XXXXXXXXB
0000FВн	EP5DT	EP5 Data Register	R/W		XXXXXXXX
0000FСн				1	
to 0000FFн		Prohibited	t		
000100н					
to		RAM Area	a		
#н		IB B B		1	
001FF0н		Program Address Detection Register ch0 Lower Program Address Detection Register ch0 Middle Program Address Detection Register ch0 Upper Program Address Detection Register ch0 Upper Program Address Detection Register ch1 Lower Program Address Detection Register ch1 Middle Program Address Detection Register ch1 Middle Program Address Detection Register ch1 Upper		XXXXXXX	
001FF1н	PADR0	Program Address Detection Register ch0 Middle	R/W		XXXXXXXXB
001FF2н		ch0 Middle Program Address Detection Register ch0 Upper Program Address Detection Register ch1 Lower Program Address Detection Register ch1 Middle Program Address Detection Register Program Address Detection Register R/W Address Match Detection R/W		XXXXXXXXB	
001FF3н		ch0 Middle Program Address Detection Register ch0 Upper Program Address Detection Register ch1 Lower Program Address Detection Register ch1 Middle Program Address Detection Register ch1 Middle Program Address Detection Register R/W	XXXXXXXXB		
001FF4н	PADR1		R/W	-	XXXXXXXXB
001FF5н			R/W		XXXXXXXXB
# _H to		Unused Are	ea		
0078FFн 007900н	PRLL0	DDC Baland Bagintar Lawer abo	R/W	-	XXXXXXXX
		PPG Reload Register Lower ch0		PPG ch0	
007901н	PRLH0	PPG Reload Register Upper ch0	R/W		XXXXXXXX
007902н	PRLL1	PPG Reload Register Lower ch1	R/W	PPG ch1	XXXXXXXX
007903н	PRLH1	PPG Reload Register Upper ch1	R/W		XXXXXXXX
007904н	PRLL2	PPG Reload Register Lower ch2	R/W	PPG ch2	XXXXXXXXB
007905н	PRLH2	PPG Reload Register Upper ch2	R/W		XXXXXXXX
007906н	PRLL3	PPG Reload Register Lower ch3	R/W	PPG ch3	XXXXXXXX
007907н	PRLH3	PPG Reload Register Upper ch3	R/W		XXXXXXXXB
007908н	PRLL4	PPG Reload Register Lower ch4	R/W	PPG ch4	XXXXXXXXB
007909н	PRLH4	PPG Reload Register Upper ch4	R/W	-	XXXXXXX
00790Ан	PRLL5	PPG Reload Register Lower ch5	R/W	PPG ch5	XXXXXXXXB
00790Вн	PRLH5	PPG Reload Register Upper ch5	R/W	3 5.1.5	XXXXXXXXB
00790Сн to 00790Fн		Prohibited	t		

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
007910н	IPCP0	Input Capture Data Register Lower ch0	R		XXXXXXXXB
007911н	IFCFU	Input Capture Data Register Upper ch0	R	Input Capture	XXXXXXXXB
007912н	IPCP1	Input Capture Data Register Lower ch1	R	ch0/1	XXXXXXXXB
007913н	IFCFT	Input Capture Data Register Upper ch1	R		XXXXXXXXB
007914н	IPCP2	Input Capture Data Register Lower ch2	R		XXXXXXXXB
007915н	IFGF2	Input Capture Data Register Upper ch2	R	Input Capture	XXXXXXXXB
007916н	IPCP3	Input Capture Data Register Lower ch3	R	ch2/3	XXXXXXXXB
007917н	IFCF3	Input Capture Data Register Upper ch3	R		XXXXXXXXB
007918н	OCCP0	Output Compare Register Lower ch0	R/W		XXXXXXXXB
007919н	OCCFU	Output Compare Register Upper ch0	R/W	Output Compare	XXXXXXXXB
00791Ан	OCCP1	Output Compare Register Lower ch1	R/W	ch0/1	XXXXXXXXB
00791Вн	OCCFI	Output Compare Register Upper ch1	R/W		XXXXXXXXB
00791Сн	OCCP2	Output Compare Register Lower ch2	R/W		XXXXXXXXB
00791Dн	OCCP2	Output Compare Register Upper ch2	R/W	Ch0/1 Ch0/1 V Output Compare ch2/3 V V	XXXXXXXXB
00791Ен	OCCP3	Output Compare Register Lower ch3	R/W		XXXXXXXXB
00791Fн	OCCP3	Output Compare Register Upper ch3	R/W		XXXXXXXXB
007920н	DBAPL	DMA Buffer Address Pointer Lower 8-bit	R/W		XXXXXXXXB
007921н	DBAPM	DMA Buffer Address Pointer Middle 8-bit	R/W		XXXXXXXXB
007922н	DBAPH	DMA Buffer Address Pointer Upper 8-bit	R/W		XXXXXXXXB
007923н	DMACS	DMA Control Register	R/W		XXXXXXXXB
007924н	DIOAL	DMA I/O Register Address Pointer Lower 8-bit	R/W	μDMAC	XXXXXXXX
007925н	DIOAH	DMA I/O Register Address Pointer Upper 8-bit	R/W		XXXXXXXX
007926н	DDCTL	DMA Data Counter Lower 8-bit	R/W		XXXXXXXXB
007927н	DDCTH	DMA Data Counter Upper 8-bit	R/W		XXXXXXXXB
007928н to 007FFFн		Prohibited			

• Explanation on read/write

R/W : Readable and Writable

R: Read only W: Write only

• Explanation on initial values

0 : Initial value is "0".1 : Initial value is "1".

X : Initial value is undefined.

: Initial value is undefined (None) .* : Initial value of this bit is "1" or "0".

Note: No I/O instruction can be used for registers located between 007900H and 007FFFH.

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interrupt source	El ² OS	μDMAC	Int	terrup	t vector	Interru re	Priority	
	support		Num	ber*	Address	ICR	Address	
Reset	×	×	#08	08н	FFFFDCH	_	_	High
INT 9 instruction	×	×	#09	09н	FFFFD8 _H	_	_	A
Exceptional treatment	×	×	#10	0Ан	FFFFD4 _H	_	_	1 T
USB Function1	×	0, 1	#11	0Вн	FFFFD0 _H	ICR00	000000	
USB Function2	×	2 to 6	#12	0Сн	FFFFCCH	ICKUU	0000В0н	
USB Function3	×	×	#13	0Дн	FFFFC8 _H	ICR01	0000В1н	
USB Function4	×	×	#14	0Ен	FFFFC4 _H	ICKUI	ООООБІН	
USB Mini-HOST1	×	×	#15	0Гн	FFFFC0 _H	ICR02	0000В2н	
USB Mini-HOST2	×	×	#16	10н	FFFFBCH	ICRUZ	0000 6 2H	
I ² C ch0	×	×	#17	11н	FFFFB8 _H	ICR03	0000ВЗн	
DTP/External interrupt ch0/1	0	×	#18	12н	FFFFB4 _H	ICKUS	ООООБЗН	
I ² C ch1	×	×	#19	13н	FFFFB0 _H	ICR04	0000В4н	
DTP/Extetrnal interrupt ch2/3	0	×	#20	14н	FFFFACH	ICRU4	0000Б4н	
I ² C ch2	×	×	#21	15н	FFFFA8 _H	ICR05	0000В5н	
DTP/External interrupt ch4/5	0	×	#22	16н	FFFFA4 _H	ICKUS	ООООБЭН	
PWC/Reload timer ch0	Δ	14	#23	17н	FFFFA0 _H	ICR06	6 0000В6н	
DTP/External interrupt ch6/7	Δ	×	#24	18н	FFFF9C _H	ICKU		
Input capture ch0/1	Δ	7	#25	19н	FFFF98 _H	ICR07	7 0000В7н	
Reload timer ch1	Δ	×	#26	1Ан	FFFF94 _H	ICKU/		
Input capture ch2/3	Δ	8	#27	1Вн	FFFF90 _H	ICR08	0000В8н	
Reload timer ch2	Δ	×	#28	1Сн	FFFF8C _H	ICKUO	ООООВОН	
Output compare ch0/1	0	×	#29	1Dн	FFFF88 _H	ICR09	0000В9н	
PPG ch0/1	×	×	#30	1Ен	FFFF84 _H	ICKUS	ООООБЭН	
Output compare ch2/3	0	×	#31	1Fн	FFFF80 _H	ICR10	0000ВАн	
PPG ch2/3	×	×	#32	20н	FFFF7C _H	ICKIU	UUUUDAH	
UART (Send completed) ch2/3	0	11	#33	21н	FFFF78 _H	ICR11	0000ВВн	
PPG ch4/5	×	×	#34	22н	FFFF74 _H	ICKII	ООООВЬН	
UART (Reception completed) ch2/3	0	10	#35	23н	FFFF70 _H	ICD42	0000ВСн	
A/D converter/Free-run timer	Δ	15	#36	24н	FFFF6C _H	ICR12	ООООВСН	
UART (Send completed) ch0/1	0	13	#37	25н	FFFF68 _H	ICD12	0000ВДн	
Extended serial I/O	×	9	#38	26н	FFFF64 _H	ICR13	UUUUBDH	
UART (Reception completed) ch0/1	0	12	#39	27н	FFFF60 _H	ICD4.4	00000	↓
Time-base timer/Watch timer	×	×	#40	28н	FFFF5C _H	ICR14	0000ВЕн	*
Flash memory status	×	×	#41	29н	FFFF58 _H	ICD4E	00000	
Delay interrupt output module	×	×	#42	2Ан	FFFF54 _H	ICR15	0000ВFн	Low

(Continued)

- Available, El²OS stop function provided (The interrupt request flag is cleared by the interrupt clear signal.
 With a stop request).
- : Available (The interrupt request flag is cleared by the interrupt clear signal.)
- △ : Available when any interrupt source sharing ICR is not used.
- × : Unavailable
- *: If the same level interrupt is output simultaneously, the lower interrupt factor of interrupt vector number has priority.
- Notes: If the same interrupt control register (ICR) has two interrupt factors and the use of the El²OS is permitted, the El²OS is activated when either of the factors is detected. As any interrupt other than the activation factor is masked while the El²OS is running, it is recommended that you should mask either of the interrupt requests when using the El²OS.
 - The interrupt flag is cleared by the El²OS interrupt clear signal for the resource that has two interrupt factors in the same interrupt control register (ICR).
 - If a resource has two interrupt sources for the same interrupt number, both of the interrupt request flags are cleared by the μDMAC interrupt clear signal. Therefore, when you use either of two interrupt factors for the DMAC function, another interrupt function is disabled. Set the interrupt request permission bit to "0" in the appropriate resource, and take measures by software polling.

Content of USB interruption factor

Details
End Point0-IN End Point0-OUT
End Point1-5
VOFF VON SUSP SOF BRST WKUP CONF
SPK
DIRQ CNNIRQ URIRQ RWKIRQ
SOFIRQ CMPIRQ

■ PERIPHERAL RESOURCES

1. I/O port

The I/O ports are used as general-purpose input/output ports (parallel I/O ports). MB90330 series model is provided with 12 ports (94 inputs) . The ports function as input/output pins for peripheral functions also.

The port data register (PDR) can be used to send output data to the I/O pin and to receive the signal input to the I/O port. The port direction register (DDR) can be used to set the I/O direction of the I/O pin in bit units.

The following table lists the I/O ports and the peripheral functions with which they share pins.

	Port Pin Name	Pin Name (Peripheral)	Peripheral Function that Shares Pin
Port 0	P00 to P07	_	(External bus)
Port 1	P10 to P17	_	(External bus)
Dowt 0	P20 to P23	_	(External bus)
Port 2	P24 to P27	PPG0 to PPG3	8/16-bit PPG timer 0, 1 (External bus)
Port 3	P30 to P33	TIN1, TOT1, TIN2, TOT2	16-bit Reload timer 1, 2 (External bus)
Poits	P34 to P37		(External bus)
	P40, P41	TINO, TOTO	16-bit Reload timer 0 (External bus)
Port 4	P42 to P47	SIN0, SOT0, SCK0, SIN1, SOT1, SCK1	UART0, UART1 (External bus)
Port 5	P50 to P57		(External bus)
	P60, P61	INTO, INT1	External interrupt
Port 6	P62 to P64	INT2 to INT4, SIN, SOT, SCK	External interrupt, Serial I/O
	P65	INT5, PWC	External interrupt, PWC
	P66, P67	INT6, INT7, SCL0, SDA0	External interrupt, I ² C 0
Port 7	P70 to P77	AN0 to AN7	8/10-bit A/D converter
Port 8	P80 to P87	AN8 to AN15	8/10-bit A/D converter
Port 9	P90 to P95	SIN2, SOT2, SCK2, SIN3, SOT3, SCK3	UART2, 3
	P96	ADTG, FRCK	8/10-bit A/D converter, Free-run timer
Port A	PA0 to PA3	IN0 to IN3	Input capture 0, 1, 2, 3
POILA	PA4 to PA7	OUT0 to OUT3	Output compare 0, 1, 2, 3
	PB0 to PB3	SCL1, SDA1, SCL2, SDA2	I ² C 1, 2
Port B	PB4	_	
	PB5, PB6	PPG4, PPG5	PPG timer 2

Note: These pins also serve as the analog input pins for ports 7 and 8. To use them as general-purpose ports, be sure to set the corresponding bits in the analog input enable register (ADER) to 0_B . The ADER is initialized to FFH at a reset.

• Register list (port data register)

P06 14 P16 6 P26 14 P36 6 P46 14 P56 6 P66	P05 13 P15 5 P25 13 P35 5 P45 13 P55 5 P65	P04 12 P14 4 P24 12 P34 4 P44 12 P54	P03 11 P13 3 P23 11 P33 3 P43 11 P53 3	P02 10 P12 2 P22 10 P32 2 P42 10 P52	9 P11 1 P21 9 P31 1 P41 9 P51	8 P10 0 P20 8 P30 0 P40 8 P50	XXXXXXXB XXXXXXXB XXXXXXXB XXXXXXXB XXXXXX	R/W* R/W* R/W* R/W*
P16 6 P26 14 P36 6 P46 14 P56	P15 5 P25 13 P35 5 P45 13 P55 5	P14 4 P24 12 P34 4 P44 12 P54	P13 3 P23 11 P33 3 P43 11 P53	P12 2 P22 10 P32 2 P42 10	P11 1 P21 9 P31 1 P41 9	P10 0 P20 8 P30 0 P40 8	XXXXXXXXB XXXXXXXXB XXXXXXXXB	R/W* R/W* R/W*
6 P26 14 P36 6 P46 14 P56	5 P25 13 P35 5 P45 13 P55	4 P24 12 P34 4 P44 12 P54	3 P23 11 P33 3 P43 11 P53	2 P22 10 P32 2 P42	1 P21 9 P31 1 P41	0 P20 8 P30 0 P40	XXXXXXXXB XXXXXXXXB XXXXXXXXB	R/W* R/W* R/W*
P26 14 P36 6 P46 14 P56 6	P25 13 P35 5 P45 13 P55 5	P24 12 P34 4 P44 12 P54	P23 11 P33 3 P43 11 P53	P22 10 P32 2 P42 10	P21 9 P31 1 P41 9	P20 8 P30 0 P40	XXXXXXXXB	R/W*
14 P36 6 P46 14 P56	13 P35 5 P45 13 P55	12 P34 4 P44 12 P54	11 P33 3 P43 11 P53	10 P32 2 P42	9 P31 1 P41	8 P30 0 P40	XXXXXXXXB	R/W*
P36 6 P46 14 P56	P35 5 P45 13 P55 5	P34 4 P44 12 P54	P33 3 P43 11 P53	P32 2 P42 10	P31 1 P41 9	P30 0 P40 8	J XXXXXXXXB	R/W*
6 P46 14 P56	5 P45 13 P55	4 P44 12 P54	3 P43 11 P53	2 P42	1 P41	0 P40 8	J XXXXXXXXB	R/W*
P46 14 P56 6	P45 13 P55 5	P44 12 P54	P43 11 P53	P42	P41	P40 8		
P46 14 P56 6	P45 13 P55 5	P44 12 P54	P43 11 P53	P42	P41	P40 8		
P56 6	P55 5	P54	P53				XXXXXXXX	R/W*
P56 6	P55 5	P54	P53				XXXXXXXX	R/W*
		4						
		7		2	1	0	<u>.</u>	
	1 00	P64	P63	P62	P61	P60	XXXXXXXX	R/W*
14	13	12	11	10	9	8		
P76	P75	P74	P73	P72	P71	P70	XXXXXXXX	R/W*
6	5	4	3	2	1		ı	
P86	P85	P84	P83	P82	P81	0 P80	XXXXXXXX	R/W*
44	40	40	4.4	40				
		I					- XXXXXXXB	R/W*
							XXXXXXXX	R/W*
		1717		1 / 12	170	17.0		
	5	4	3	2	1	0	l _ xxxxxxx	R/W*
	14 P96 6 PA6	P96 P95 6 5 PA6 PA5	P96 P95 P94 6 5 4 PA6 PA5 PA4 6 5 4	P96 P95 P94 P93 6 5 4 3 PA6 PA5 PA4 PA3 6 5 4 3	P96 P95 P94 P93 P92 6 5 4 3 2 PA6 PA5 PA4 PA3 PA2 6 5 4 3 2	P96 P95 P94 P93 P92 P91 6 5 4 3 2 1 PA6 PA5 PA4 PA3 PA2 PA1 6 5 4 3 2 1	P96 P95 P94 P93 P92 P91 P90 6 5 4 3 2 1 0 PA6 PA5 PA4 PA3 PA2 PA1 PA0 6 5 4 3 2 1 0	P96 P95 P94 P93 P92 P91 P90 - XXXXXXXXB 6 5 4 3 2 1 0 PA6 PA5 PA4 PA3 PA2 PA1 PA0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

- *: R/W access to I/O ports is a bit different in behavior from R/W access to memory as follows:
 - Input mode

 $\mbox{\it Read}\,$: The level at the relevant pin is read.

Write: Data is written to the output latch.

• Output mode

 $\mbox{\it Read}\,$: The data register latch value is read.

Write: Data is output to the relevant pin.

• Register list (port direction register)

Register list (port direc	Suome	jister)								
DDR0	7		F	4	2	0	4	0	Initial Value	Access
Address : 000010н	7	6	5	4	3	2	1	0	00000000	R/W
Address . 0000 Ton	D07	D06	D05	D04	D03	D02	D01	D00	ОООООООО	17/ 7/
DDR1	15	14	13	12	11	10	9	8		
Address : 000011н	D17	D16	D15	D14	D13	D12	D11	D10	0000000В	R/W
DDR2										
Address : 000012 _H	7	6 D26	5	4 D24	3	2 D22	1 D21	0	00000000в	R/W
l	D27	D26	D25	D24	D23	DZZ	DZT	D20	ОООООООО	17/ 7/
DDR3	15	14	13	12	11	10	9	8		
Address: 000013H	D37	D36	D35	D34	D33	D32	D31	D30	0000000В	R/W
DDR4		_	_		_	_		_		
Address : 000014 _H	7 D47	6	5	4	3	2	1	0 D40	00000000в	R/W
	D47	D46	D45	D44	D43	D42	D41	D40	ОООООООО	17/ 7/
DDR5	15	14	13	12	11	10	9	8		
Address: 000015H	D57	D56	D55	D54	D53	D52	D51	D50	0000000В	R/W
DDR6				·						
Address : 000016н	7 D67	6 D66	5 D65	<u>4</u>	3 D63	2	1	0	0000000	R/W
	D67	D66	D65	D64	D63	D62	D61	D60	00000000	10,00
DDR7	15	14	13	12	11	10	9	8		
Address: 000017H	D77	D76	D75	D74	D73	D72	D71	D70	0000000В	R/W
DDR8		_	_		_	_		_		
Address : 000018н	7	6	5	4	3	2	1	0	00000000в	R/W
	D87	D86	D85	D84	D83	D82	D81	D80	ОООООООВ	17,44
DDR9	15	14	13	12	11	10	9	8		
Address: 000019H	_	D96	D95	D94	D93	D92	D91	D90	-000000в	R/W
DDRA										
Address : 00001AH	7	6	5	4	3	2	1	0	00000000в	R/W
	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	00000000	17,44
DDRB	15	14	13	12	11	10	9	8		
Address: 00000DH	_	DB6	DB5	DB4	DB3	DB2	DB1	DB0	-000000в	R/W

• When each pin is serving as a port, the corresponding pin is controlled as follows:

0: Input mode

1 : Output mode

This bit becomes 0 after a reset.

Note: If these registers are accessed by a read modify write instruction (such as a bit set instruction), the bits manipulated by the instruction are set to prescribed values but those other bits in output registers which have been set for input are rewritten to current input values of the pins. When switching a pin from input port to output port, therefore, write a desired value in the PDR first, then set the DDR to switch the pin for output.

Register list (Analog input enable register)

ADER0 Initial Value Access 5 4 3 2 1 0 Address: 00001EH 11111111B R/W ADE7 ADE6 ADE5 ADE4 ADE3 ADE2 ADE1 ADE0 ADER1 15 14 13 12 11 10 Address: 00001FH 11111111в R/W ADE15 ADE14 ADE13 ADE12 ADE11 ADE10 ADE9 ADE8

This register controls the port 7, 8 pins as follows.

- 0 : Port input/output mode.
- 1: Analog input mode.

This bit becomes 1 after a reset.

• Register list (Port pull-up resistance register)

RDR0	7	6	5	4	3	2	1	0	Initial Value Access	
Address : 00001Сн	RD07	RD06	RD05	RD04	RD03	RD02	RD01	RD00	00000000в R/W	
RDR1	15	14	13	12	11	10	9	8		
Address : 00001DH	RD17	RD16	RD15	RD14	RD13	RD12	RD11	RD10	00000000в R/W	

Controls the pull-up resistor in input mode.

- 0: Without pull-up resistor in input mode.
- 1: With pull-up resistor in input mode.

Meaningless in output mode. (Without pull-up resistor)/The input/output mode is decided by the setting of the port direction register (DDR).

Without pull-up resistor is used in stop mode (SPL = 1). (High-Z) This function is disabled when the external bus is used. Do not attempt to write to this register.

• Register list (Output pin register)


ODR4	7	6	5	4	3	2	1	0	Initial Value	Access
Address : 00001BH	OD47	OD46	OD45	OD44	OD43	OD42	OD41	OD40	0000000В	R/W


Controls open-drain in output mode.

- 0 : Serves as a standard output port in output mode.
- 1 : Serves as an open-drain output port in output mode.


Meaningless in input mode (output High-Z)./The input/output mode is decided by the setting of the port direction register (DDR). This function is disabled when the external bus is used. Do not attempt to write to this register.

• Block diagram of port 0 pin and port 1 pin





• Block diagram of port 7 pin and port 8 pin



Notes: • When using as an input port, set " 0 " in the corresponding bit of the port-7 and port-8 direction register (DDR7 and DDR8) and " 0 " in the related bit of the analog input enable register (ADER).

• When using as an analog input pin, set " 0 " in the corresponding bit of the port-7 and port-8 direction register (DDR7 and DDR8) and " 1 " in the related bit of the analog input enable register (ADER).

2. Time-base timer

The time-base timer is an 18-bit free-run counter (time-base timer counter) that counts in synchronization with the main clock (2 cycles of the oscillation clock HCLK). Four different time intervals can be selected, for each of which an interrupt request can be generated. Operating clock signals are supplied to peripheral resources such as the oscillation stabilization wait timer and watchdog timer.

• Interval time of time-base timer

Internal count clock cycle	Interval time
	2 ¹² /HCLK (Approx. 0.68 ms)
2/HCLK (0.22	2 ¹⁴ /HCLK (Approx. 2.7 ms)
2/HCLK (0.33 μs)	2 ¹⁶ /HCLK (Approx. 10.9 ms)
	2 ¹⁹ /HCLK (Approx. 87.4 ms)

Notes: • HCLK: Oscillation clock frequency

• The parenthesized values assume an oscillator clock frequency of 6 MHz.


• Clock cycles supplied from time-base timer


Where to supply clock	Clock cycle
	2 ¹³ /HCLK (Approx. 1.36 ms)
Main clock oscillation stabilization wait	2 ¹⁵ /HCLK (Approx. 5.46 ms)
otabilization wait	2 ¹⁷ /HCLK (Approx. 21.84 ms)
	212/HCLK (Approx. 0.68 ms)
Watah dag timar	2 ¹⁴ /HCLK (Approx. 2.7 ms)
Watch dog timer	2 ¹⁶ /HCLK (Approx. 10.9 ms)
	2 ¹⁹ /HCLK (Approx. 87.4 ms)

Notes: • HCLK: Oscillation clock frequency

• The parenthesized values assume an oscillator clock frequency of 6 MHz.

• Register list





Actual interrupt request number of time-base timer is as follows : Interrupt request number : #40 (28H)

3. Watchdog timer

The watchdog timer is timer counter provided for measure of program runaway. It is a 2-bit counter operating with an output of the timebase timer or watch timer as the count clock and resets the CPU when the counter is not cleared for a preset period of time after start.


• Interval time of watchdog timer


HCLK : Oscillation clock(6 MHz) SCLK : Sub clock(8 KHz)							
Min	Max	Clock cycle					
Approx. 2.39 ms	Approx. 3.07 ms	$2^{14}\pm 2^{11}/HCLK$					
Approx. 9.56 ms	Approx. 12.29 ms	$2^{16}\pm 2^{13}/HCLK$					
Approx. 38.23 ms	Approx. 49.15 ms	$2^{18}\pm 2^{15}/HCLK$					
Approx. 305.83 ms	Approx. 393.22 ms	$2^{21} \pm 2^{18} / HCLK$					
Approx. 0.448 s	Approx. 0.576 s	$2^{12}\pm2^9/\text{SCLK}$					
Approx. 3.584 s	Approx. 4.608 s	$2^{15} \pm 2^{12} / SCLK$					
Approx. 7.168 s	Approx. 9.216 s	$2^{16}\pm2^{13}/\text{SCLK}$					
Approx. 14.336 s	Approx. 18.432 s	$2^{17} \pm 2^{14}/\text{SCLK}$					

Notes: • The maximum and minimum time intervals for the watchdog timer depend on the counter clear timing.

- The watchdog timer contains a 2-bit counter that counts the carry-up signal from the time-base timer or watch timer.
- Interval time of watchdog timer is longer than the set time during the following conditions.
 - When clearing the timebase timer during operation on oscillation (HCLK)
 - When clearing the watch timer during operation on sub clock (SCLK)
- Events that stop the watchdog timer
 - Stop due to a power-on reset
 - Watchdog reset
- · Clear factor of watchdog timer
 - External reset input by RST pin
 - Writing "0" to the software reset bit
 - Writing "0" to the watchdog timer control bit (second and subsequent times)
 - Transition to sleep mode (clearing the watchdog timer to suspend counting)
 - Transition to time-base timer mode (clearing the watchdog timer to suspend counting)
 - Transition to stop mode (clearing the watchdog timer to suspend counting)

• Register list







4. Watch timer

The watch timer is a 15-bit timer using the subclock. It can generate interval interrupts. It can also be used as a clock source for the watchdog timer.

• Register list



Block Diagram



5. 16-bit reload timer

The 16-bit reload timer has the internal clock mode to decrement in synchronization with 3 different internal clocks and the event count mode to decrement upon detection of an arbitrary edge of the pulse input to the external pin. Either can be selected. This timer defines when the count value changes from 0000H to FFFFH as an underflow. The timer therefore causes an underflow when the count reaches [reload register setting + 1]. Either mode can be selected for the count operation from the reload mode which repeats the count by reloading the count setting value at the underflow occurrence or the one-shot mode which stops the count at the underflow occurrence. The interrupt can be generated at the counter underflow occurrence so as to correspond to the DTC.



• TMCSR (Timer control status register 0 to 2)

Timer control status register (upper) (TMCSR0 to TMCSR2)

Address: 000063H

000063н 000067н 00006Вн

15	14 13		12	11	10	9	8
		_	_	CSL1	CSL0	MOD2	MOD1
(—)	(—)	(—)	()	(R/W)	(R/W)	(R/W)	(R/W)

Initial Value XXXX0000_B

Timer control status register (lower) (TMCSR0 to TMCSR2)

Address: 000062H

000062н 000066н 00006Ан

	7	6	5	4	3	2	1	0
	MOD0	OUTE	OUTL	RELD	INTE	UF	CNTE	TRG
,	(R/W)							

Initial Value

• 16-bit timer register/16-bit reload register TMR0 to TMR2/TMRLR0 to TMRLR2 (upper)

Address: 000065H

000065н 000069н 00006Dн

15	14	13	10 12 11		10	9	8
D15	D14	D13	D12	D11	D10	D09	D08
(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)

Initial Value XXXXXXXB


TMR0 to TMR2/TMRLR0 to TMRLR2 (lower)

Address: 000064H

000068н 00006Сн

```
7
         6
                              3
                                     2
                                            1
                                                   0
 D07
        D06
               D05
                      D04
                             D03
                                    D02
                                           D01
                                                  D00
(R/W) (R/W) (R/W) (R/W)
                           (R/W)
                                   (R/W) (R/W)
```

Initial Value XXXXXXXB



6. Multi function timer

The multi-function timer enables the following based on the 16-bit free-run timer.

- Output of independent waveform
- Measurement of input pulse width
- Measurement of external clock cycle

Configuration of a multi-functional timer

16-bit free-run timer	16-bit Output Compare	16-bit Input Capture	8/16-bit PPG timer	16-bit PWC timer
1 channel	4 channels	4 channels	8-bit \times 6 channels (16-bit \times 3 channels)	1 channel

• 16-bit free-run timer: 1 channel

The 16-bit free-run timer consists of a 16-bit up counter (timer data register (TCDT)), compare clear register (CPCLR), timer control status register (TCCS), and prescaler.

The counter output value of the 16-bit free-run timer is used as the base timer for the output compare and input capture units.

• The count clock can be set, selected from among the following eight types.

1/φ, 2/φ, 4/φ, 8/φ, 16/φ, 32/φ, 64/φ, 128/φ

- During the following conditions, the interrupt should be output.
 - The counter value of 16-bit free run timer will be overflowed.
 - The counter value of 16-bit free run timer will be cleared after the counter value of 16-bit free run timer = the compare clear register value (CPCLR) (TCCS : ICRE = "1", MODE = "1")
- The counter value of 16-bit free run timer should be cleared to "0000H" during the following conditions.
 - Reset
 - When setting the clear bit (SCLR) of timer control status register (TCCS) to "1"
 - When the counter value of the 16-bit free run timer = the compare clear register value (CPCLR) (TCCS:
 MODE = "1")
 - When setting "0000H" to the timer data register (TCDT)

• Output compare : 4 channels

The output compare unit consists of compare registers (OCCP0 to OCCP3), compare control registers (OCS0 to OCS3), and a compare output latch.

The output compare unit can invert the output level and output an interrupt when a compare register (OCCP0 to OCCP3) value matches the counter value of the 16-bit free-run timer.

- Output compare registers can operate as 4 independent channels. The compare registers (OCCP0 to OCCP3) of each channel have interrupt request flags of their respective output pins.
- Pin output can be inverted by using 2 channels of compare registers (OCCP0 to OCCP3).
- If the counter value of 16-bit free run timer = the compare register (OCCP0 to OCCP3) (OCS0, OCS2 : IOP0 = "1", IOP1 = "1"), the interrupt request should be generated.
- The initial value for pin output of each channel can be set.


• Input capture : 4 channels

The input capture unit consists of the input capture data registers (IPCP0 to IPCP3) corresponding to external input pins (IN0 to IN3) and input capture control registers (ICS01, ICS23).

The input capture unit can capture the counter value of the 16-bit free-run timer into the input capture data register (IPCP0 to IPCP3) to generated an interrupt request upon detection of the effective edge of the signal input through the external input.

- The input capture unit in each channel can operate independently.
- The effective edge of the external signal can be selected (rising edge, falling edge, both edges).
- · An interrupt request can be generated upon detection of the selected effective edge of the external signal.(ICS01, ICS2: ICE0 = "1", ICE1 = "1", ICE2 = "1", ICE3 = "1").

• Register list (16-bit free-run timer)



• Register list (output compare)

Compare register (OCCP0 to OCCP3)

. Address : 007919н

15 14 13 12 11 10 9 8 00791Вн C15 C14 C13 C12 C11 C10 C09 C08 00791D_H (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) 00791Fн

Initial Value XXXXXXXB

Address: 007918н

007918н 00791Ан 00791Сн

00791Ен

2 0 7 6 5 4 3 1 C05 C04 C07 C06 C03 C02 C01 C00 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Initial Value XXXXXXXB

Control register (OCS1/OCS3)

Address : 000055н 000057н 15 12 10 9 8 14 13 11 CMOD OTE1 OTE0 OTD1 OTD0 (--) (R/W) (R/W) (R/W) (R/W) (R/W) Initial Value

Control register (OCS0/OCS2)

Address : 000054н 000056н

7 6 5 4 3 2 1 0 ICP0 ICE1 ICE0 CST1 ICP1 CST0 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (--)

Initial Value

• Register list (input capture)

Input capture data register (IPCP0 to IPCP3)

Address: 007911н 14 13 007913н

8 12 11 10 9 CP15 CP14 CP13 CP12 CP11 CP10 CP09 CP08 007915н (R) (R) (R) (R) (R) (R) (R) (R) 007917н

Initial Value XXXXXXXXB

Address: 007910H

007912н 007914н 007916н

7 6 5 4 3 0 CP07 CP06 CP05 CP04 CP03 CP02 CP01 CP00 (R) (R) (R) (R) (R) (R) (R) (R)

Initial Value XXXXXXXXB

Input capture control status register (ICS23)

Address: 000053H


15 14 13 12 11 10 9 8 ICP3 ICP2 ICE2 EG31 EG30 EG21 ICE3 EG20 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Initial Value 0000000B

Input capture control status register (ICS01)

Address: 000052H

7 6 5 4 3 2 0 1 ICP1 ICP0 ICE1 ICE0 EG11 EG10 EG01 EG00 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

Initial Value 0000000В




• 8/16-bit PPG timer (8-bit: 6 channels, 16-bit: 3 channels)


8/16-bit PPG timer consists of an 8-bit down counter (PCNT), PPG control register (PPGC0 to PPGC5), PPG output control register (PPG01, PPG23, PPG45) and PPG reload register (PRLL0 to PRLL5, PRLH0 to PRLH5). When used as an 8-/16-bit reload timer, the PPG timer serves as an event timer. It can also output pulses of an arbitrary duty ratio at an arbitrary frequency.


- 8-bit PPG mode Each channel operates as an independent 8-bit PPG.
- 8-bit prescaler + 8-bit PPG mode
 Operates as an arbitrary-cycle 8-bit PPG with PPG0 (PPG2, PPG4) operating as an 8-bit prescaler and PPG1 (PPG3, PPG5) counted by the borrow output of PPG0 (PPG2, PPG4).
- 16-bit PPG mode
 Operates as a 16-bit PPG with PPG0 (PPG2, PPG4) and PPG1 (PPG3, PPG5) connected.
- PPG operation

The PPG timer outputs pulses of an arbitrary duty ratio (the ratio between the High and Low level periods of pulse waveform) at an arbitrary frequency. This can also be used as a D/A converter by an external circuit.

• Register list









• PWC timer

The PWC timer is a 16-bit multi-function up-count timer capable of measuring the input signal pulse width.

Register list





7. UART

UART is a general purpose serial communication interface for synchronous or asynchronous (start-stop synchronization) communications with external devices. It supports bi-directional communication (normal mode) and master/slave communication (multi-processor mode: supported on master side only). An interrupt can be generated upon completion of reception, detection of a reception error, or completion of transmission. El²OS is supported.

UART functions

UART, or a generic serial data communication interface that sends and receives serial data to and from other CPU and peripherals, has the functions listed in following.

	Function
Data buffer	Full-duplex double-buffered
Transmission mode	Clock synchronous (without start/stop bit)Clock asynchronous (start-stop synchronous)
Baud rate	 Special-purpose baud-rate generator It is optional from 8 kinds. Baud rate by external clock (SCK0/SCK1/SCK2/SCK3 terminal input)
Data length	 8-bit or 7-bit (in the asynchronous normal mode only) 1-bit to 8-bit (synchronous mode only)
Signal system	Non Return to Zero (NRZ) system
Reception error detection	 Framing error Overrun error Parity error (Not supported in operation mode 1)
Interrupt request	 Receive interrupt (reception completed, reception error detected) Transmission interrupt (transmission completed) Both the transmission and reception support El²OS.
Master/slave type communication function (multi processor mode)	Capable of 1 (master) to many (slaves) communication (available just as master)

Note: In clock synchronous transfer mode, the UART transfers only data with no start or stop bit added.

UART operation modes

Operation mode		Data I	ength	Synchronization	Stop bit length
		Without parity With parity Synchroniza			
0	Normal mode	7-bit c	or 8-bit	Asynchronous	1-bit or 2-bit *2
1 Multi processor mode		8-bit + 1*1	_	Asynchronous	1-bit of 2-bit -
2	Normal mode	1 to 8-bit		Synchronous	No

^{-:} Setting disabled

^{*1: +1} is an address/data setting bit (A/D) which is used for communication control.

^{*2 :} Only one bit can be detected as a stop bit at reception.

Register list

Serial mode register (SMR0 to SMR3)

Address: 000020н 000026н

5 4 3 2 1 0 MD1 MD0 SCKL M2L2 M2L1 M2L0 SCKE SOE (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

00002Cн 000032н

Serial control register (SCR0 to SCR3)

Address: 000021н

000027н 00002DH

000033н

14 11 10 9 8 13 12 PEN Р SBL CL A/D REC **RXE** TXE (R/W) (R/W) (R/W) (R/W) (R/W) (W) (R/W) (R/W)

00000100в

Initial Value

Initial Value

00100000в

Serial input/output data register (SIDR0 to SIDR3 / SODR0 to SODR3)

Address: 000022H

000028н 00002Ен

000034н

7 6 5 4 3 2 1 0 D7 D4 D1 D6 D5 D3 D2 D0 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

Initial Value XXXXXXXXB

Serial status register (SSR0 to SSR3)

Address: 000023H

000029н 00002Fн

000035н

15 14 13 12 11 10 9 8 PΕ ORE FRE **RDRF TDRE** BDS RIE TIE (R) (R) (R) (R) (R) (R/W) (R/W) (R/W) Initial Value 00001000в

UART prescaler reload register (UTRLR0 to UTRLR3)

Address: 000024H

00002Ан 000030н

000036н

0 7 6 5 4 3 2 1 D7 D6 D5 D4 D3 D2 D1 D0 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Initial Value 0000000В


UART prescaler control register (UTCR0 to UTCR3)

Address: 000025H 00002Вн 000031н

000037н

15 14 13 12 11 10 9 8 Reserved MD **SRST** CKS D10 D9 D8 (--)(R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

Initial Value 0000-000B





8. Extended I/O serial interface

The extended I/O serial interface is a serial I/O interface in an 8-bit, single-channel, capable of clock synchronous data transfer. LSB-first or MSB-first transfer mode can be selected for data transfer.

There are 2 serial I/O operation modes available:

- Internal shift clock mode: Transfer data in synchronization with the internal clock.
- External shift clock mode: Transfer data in synchronization with the clock supplied via the external pin (SCK). By manipulating the general-purpose port sharing the external pin (SCK) in this mode, data can also be transferred by a CPU instruction.





9. I²C Interface


The I²C interface is a serial I/O port supporting the Inter IC BUS. It serves as a master/slave device on the I²C bus and has the following features.

- · Master/slave sending and receiving
- · Arbitration function
- Clock synchronization function
- Slave address and general call address detection function
- Detecting transmitting direction function
- Start condition repeated generation and detection function
- Bus error detection function

• Register list

I²C bus status register (IBSR0 to IBSR2)

Address : 000070н 000076н 00007Сн



Initial Value 00000000B

I²C bus control register (IBCR0 to IBCR2)


Address: 000071_H 000077_H 00007D_H

	15	14	13	12	11	10	9	8	
	BER	BEIE	SCC	MSS	ACK	GCAA	INTE	INT	
•	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

I²C bus clock selection register (ICCR0 to ICCR2)

Address: 000072H

000078н 00007Ен



Initial Value XX0XXXXXB

Initial Value

XXXXXXXXB

Initial Value

0000000B

I²C bus address register (IADR0 to IADR2)

Address: 000073H


000079н 00007Fн

15	14	13	12	11	10	9	8	
_	A6	A5	A4	A3	A2	A1	A0	 L
(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	


I²C bus data register (IDAR0 to IDAR2)

Address: 000074H

000074н 00007Ан 000080н



Initial Value XXXXXXXB




10. USB Function

The USB function is an interface supporting the USB (Universal Serial Bus) communications protocol.

- Feature of USB function
 - Conform to USB2.0 Full Speed
 - Full speed (12 Mbps) is supported.
 - The device status is auto-answer.
 - Bit stripping, bit stuffing, and automatic generation and check of CRC5 and CRC16
 - Toggle check by data synchronization bit
 - Automatic response to all standard commands except Get/SetDescriptor and SynchFrame commands (these 3 commands can be processed the same way as the class vendor commands).
 - The class vendor commands can be received as data and responded via firmware.
 - Supports up to 6 EndPoints (EndPoint0 is fixed to control transfer)
 - 2 transfer data buffers integrated for each end point (one IN buffer and one OUT buffer for EndPoint 0)
 - Supports automatic transfer mode for transfer data via DMA (except buffers for EndPoint 0)
 - Capable of detection of connection and disconnection by monitoring the USB bus power line


Register list



(Continued)

ED2/2/4/5 control registe	vr /ED2C +	o ED50	٠١						
EP2/3/4/5 control registe	7 (EP2G t	0 EPSC 6	·) 5	4	3	2	1	0	Initial Value
Address : 0000D6н 0000D8н	-						PKS2 to 5		01000000в
0000ДАн		(R/W)		(R/W)		(R/W)	(R/W)		
0000DСн	(1411)	(1011)	(1011)	(1411)	(1011)	(1011)	(,	(1411)	
Address: 0000D7H	15	14	13	12	11	10	9	8	Initial Value
0000Д9н	EPEN	TYPE	TYPE	DIR	DMAE	NULE	STAL	Reserved	01100000в
0000DBн 0000DDн	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Time stamp register (TM	ISP)								
	7	6	5	4	3	2	1	0	Initial Value
Address: 0000DEH	TMSP	TMSP	TMSP	TMSP	TMSP	TMSP	TMSP	TMSP	0000000в
	(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	
	15	14	13	12	11	10	9	8	Initial Value
Address: 0000DFH	_	_	_	_	_	TMSP	TMSP	TMSP	0000000В
	(—)	(—)	(—)	(—)	(—)	(R)	(R)	(R)	
UDC status register (UD	CS)								
	7	6	5	4	3	2	1	0	Initial Value
Address: 0000E0H	VOFF	VON	SUSP	SOF	BRST	WKUP	SETP	CONF	0000000В
	(R/W)	(R/W)	(R/W)	(R/W)					
UDC Interrupt enable re	gister (UD	CIE)							
	15	14	13	12	11	10	9	8	Initial Value
Address: 0000E1H	VOFFIE	VONIE	SUSPIE	SOFIE	BRSTIE	WKUPIE	CONFN	CONFIE	0000000в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R)	(R/W)	
EP0I status register (EP	OIS)								
	7	6	5	4	3	2	1	0	Initial Value
Address: 0000E2H	_	_	_	_	_	_	_	_	XXXXXXXXB
	(—)	(—)	(—)	(—)	(—)	(—)	(—)	(—)	
	15	14	13	12	11	10	9	8	Initial Value
Address: 0000E3H	BFINI	DRQIIE	_	_	_	DRQI	_		10XXX1XXв
	(R/W)	(R/W)	(—)	(—)	(—)	(R/W)	(—)	(—)	•••

(Continued)



11. USB Mini-HOST

USB Mini-HOST provides minimal host operations required and is a function that enables data to be transferred to and from Device without PC intervention.

- Feature of USB Mini-HOST
 - · Automatic detection of Low Speed/Full Speed transfer
 - Low Speed/Full Speed transfer support
 - · Automatic detection of connection and cutting device
 - Reset sending function support to USB-bus
 - Support of IN/OUT/SETUP/SOF token
 - In-token handshake packet automatic transmission (excluding STALL)
 - Out-token handshake packet automatic detection
 - Supports a maximum packet length of 256 bytes.
 - Error (CRC error/toggle error/time-out) various supports
 - Wake-Up function support
- Differences between the USB HOST and USB Mini-HOST

		HOST	Mini-HOST
Hub support		0	×
Transfer	Bulk transfer	0	0
	Control transfer	0	0
	Interrupt transfer	0	0
	ISO transfer	0	×
Transfer and d	Low Speed	0	0
Transfer speed	Full Speed	0	0
PRE packet support		0	×
SOF packet support		0	0
Error	CRC error	0	0
	Toggle error	0	0
	Time-out	0	0
	Maximum packet < receive data	0	0
Detection of connection a	nd cutting of device	0	0
Transfer speed detection		0	0

SupportedNot supported

• Register list

USB host control register 0 (HCNT0) Initial Value 3 0 Address: 0000C0H 0000000B RWKIRE URIRE CMPIRE CNNIRE DIRE **SOFIRE** URST HOST (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) USB host control register 1 (HCNT1) 15 13 12 Initial Value Address: 0000C1H Reserved Reserved Reserved Reserved Reserved SOFSTEP CANCEL RETRY 0000001B (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) USB host interruption register (HIRQ) Initial Value 1 0000000B Address: 0000C2H TCAN Reserved RWKIRQ URIRQ CMPIRQ CNNIRQ DIRQ SOFIRQ (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) USB host error status register (HERR) Initial Value 13 12 11 10 9 8 Address: 0000C3H 0000011_B RERR TOUT CRC **TGERR** STUFF HS HS **LSTSOF** (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) USB host state status register (HSTATE) Initial Value 2 1 0 Address: 0000C4H ALIVE ХХ010010в CLKSEL SOFBUSY SUSP TMODE CSTAT

USB SOF interruption FRAME comparison register (HFCOMP)

Initial Value 15 14 13 12 11 10 9 8 FRAME COMP FRAME FRAME FRAME FRAME FRAME FRAME Address: 0000C5H 0000000B COMP COMP COMP COMP COMP (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

(R/W)

(R)

(R)

(Continued)

(Continued)									
USB retry timer setting	register 0/	1/2 (HR	TIMER)						
	7	6	5	4	3	2	1	0	Initial Value
Address : 0000С6н	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	0000000в
	(R/W)	(R/W)							
	15	14	13	12	11	10	9	8	Initial Value
Address: 0000C7H	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	0000000в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	•
	7	6	5	4	3	2	1	0	Initial Value
Address : 0000С8н		_	_	_	_	_	RTIMER2	RTIMER2	XXXXXX00 _B
	()	(—)	(—)	()	(—)	(—)	(R/W)	(R/W)	
USB host address regis	ter (HADR	R)							
	15	14	13	12	11	10	9	8	Initial Value
Address : 0000С9н	_	ADDRESS	Х000000в						
	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	-
USB EOF setting registe	er 0/1 (HE	OF)							
	7	6	5	4	3	2	1	0	Initial Value
Address: 0000CAH	EOF0	EOF0	EOF0	EOF0	EOF0	EOF0	EOF0	EOF0	0000000В
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
	15	14	13	12	11	10	9	8	Initial Value
Address: 0000CB _H	_	_	EOF1	EOF1	EOF1	EOF1	EOF1	EOF1	ХХ000000в
	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
USB FRAME setting reg	gister (HFF	RAME)							
	7	6	5	4	3	2	1	0	Initial Value
Address: 0000CCH				FRAME			FRAME	FRAME0	0000000в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
	,	,	,	,	,	,	` ,	,	
	15	14	13	12	11	10	9	8	Initial Value
Address: 0000CDH	_	_	_	_	_	FRAME1	FRAME1	FRAME1	XXXXX000 _B
	(—)	(—)	(—)	(—)	(—)	(R/W)	(R/W)	(R/W)	
	` ,	,	,	,	` ,	,	,	,	
USB token end point re	USB token end point register (HTOKEN)								
·	7	6	5	4	3	2	1	0	Initial Value
Address: 0000CEH	TGGL	TKNEN			ENDPT		ENDPT	ENDPT	0000000В
	(R/W)					(R/W)	(R/W)		
	(10,44)	(10,00)	(15,00)	(10,00)	(14,44)	(10,00)	(13/44)	(.0.11)	

12. 8/10-bit A/D converter

The A/D converter converts analog input voltages into digital values and has the following features.

- RC sequential compare conversion method with sample and hold circuit
- Selectable 8-bit resolution or 10-bit resolution
- Analog input program-selectable from among 16 channels

Single conversion mode: Convert 1 selected channel


Scan conversion mode: Continuous plural channels (maximum 16 channels can be programmed) are converted.


Continuous conversion mode: Repeatedly convert the specified channels.

Stop conversion mode: Convert 1 channel then suspend conversion to remain on standby until the next activation. (Simultaneous conversion start available.)

- An interrupt request to the CPU can be generated upon completion of A/D conversion. Suitable for continuous processing as this interrupt activates μDMA to transfer the data resulting from A/D conversion to memory.
- The activation source can be selected from among software, external trigger (falling edge), and timer (rising edge).

Register list





13. DTP/External interrupt circuit

DTP (Data Transfer Peripheral)/External interrupt circuit detects the interrupt request input from the external interrupt input terminal (INT7 to INT0), and outputs the interrupt request.

• DTP/External interrupt circuit function

The DTP/External interrupt function outputs an interrupt request upon detection of the edge or level signal input to the external interrupt input pins (INT7 to INT0).

If CPU accepts the interrupt request, and if the extended intelligent I/O service (El²OS) is enabled, branches to the interrupt handling routine after completing the automatic data transfer (DTP function) performed by El²OS. And if El²OS is disabled, it branches to the interrupt handling routine without activating the automatic data transfer (DTP function) performed by El²OS.

• Overview of DTP/External interrupt circuit

	External interrupt	DTP function			
Input pin	8 channels (P60/INT0, P61/INT1, P62/INT2/SIN, P63/INT3/SOT, P64/INT4/SCK, P65/INT5/PWC, P66/INT6/SCL0, P67/INT7/SDA0)				
Interrupt source	The detection level or the type of the edge for each terminal can be set in the request level setting register (ELVR).				
	Input of H level/L level/rising edge/falling edge.				
Interrupt number	#18 (12н), #20 (14н), #22 (16н), #24 (18н)				
Interrupt control	Enabling/disabling the interrupt request output using the DTP/interrupt enable register (ENIR)				
Interrupt flag	Holding the interrupt causes using the DTP/interrupt cause register (EIRR)				
Process setting	Disable El ² OS (ICR: ISE="0")	Enable El ² OS (ICR: ISE="1")			
Process	Branched to the interrupt handling routine	After an automatic data transfer by EI ² OS, branched to the interrupt handling routine			

Initial Value

0000000B

• Register list


DTP/Interrupt enable register (ENIR)

DTI /interrupt enable reg	7	6	5	4	3	2	1	0	Initial Value
Address : 00003Сн	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	0000000В
	(R/W)								
DTP/Interrupt source register (EIRR)									
	15	14	13	12	11	10	9	8	Initial Value
Address: 00003DH	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	00000000в
	(R/W)								
Request level setting register (ELVR)									

Request level setting register (ELVR)								
	7	6	5	4	3	2		
Address: 00003EH	I D2	1 / 2	LD2	1.42	I D1	1.04		

/	6	5	4	3	2	1	0
LB3	LA3	LB2	LA2	LB1	LA1	LB0	LA0
(R/W)							

	15	14	13	12	11	10	9	8	Initial Value
Address: 00003FH	LB7	LA7	LB6	LA6	LB5	LA5	LB4	LA4	0000000В
	(R/W)								




14. Interrupt controller

The interrupt control register is located inside the interrupt controller; it exists for every I/O having an interrupt function. This register has the following functions.


• Setting of the interrupt levels of relevant resources

Register list



Note: Do not access interrupt control registers using any read modify write instruction because it causes a malfunction.

Block Diagram




15. μDMAC

 μ DMAC is simple DMA with the function equal with EI²OS. It has 16 channels DMA transfer channels with the following features.

- Performs automatic data transfer between the peripheral resource (I/O) and memory
- The program execution of CPU stops in the DMA start-up
- Capable of selecting whether to increment the transfer source and destination addresses
- DMA transfer is controlled by the DMA enable register, DMA stop status register, DMA status register, and descriptor.
- A STOP request is available for stopping DMA transfer from the resource.
 Upon completion of DMA transfer, the flag bit corresponding to the transfer completed channel in the DMA status register is set and a termination interrupt is output to the transfer controller.

Register list



(Continued)

(Continued)

DMA buffer address pointer lower 8-bit (DBAPL)

5 3 2 1 0 Address: 007920H DBAPL | DBAPL | DBAPL DBAPL DBAPL DBAPL **DBAPL** DBAPL (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

Initial Value XXXXXXXB

DMA buffer address pointer middle 8-bit (DBAPM)

Initial Value XXXXXXXB

DMA buffer address pointer upper 8-bit (DBAPH)

4 3 2 0 Address: 007922H DBAPH DBAPH DBAPH | DBAPH | DBAPH DBAPH DBAPH DBAPH (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

Initial Value XXXXXXXB

DMA control register (DMACS)

14 13 12 10 9 8 11 Address: 007923н RDY2 RDY1 **BYTEL** IF BW BF DIR SE (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

Initial Value XXXXXXXB

DMA I/O register address pointer lower 8-bit (DIOAL)

5 3 2 0 1 Address: 007924H A07 A06 A05 A04 A03 A02 A01 A00 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

Initial Value XXXXXXXB

DMA I/O register address pointer upper 8-bit (DIOAH)

9 8 15 14 13 12 11 10 Address: 007925H A15 A14 A13 A12 A11 A10 A09 80A (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Initial Value XXXXXXXB

DMA data counter lower 8-bit (DDCTL)

6 5 3 2 0 7 4 1 Address: 007926н B07 B06 B05 B04 B03 B02 B01 B00 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

Initial Value XXXXXXXB

DMA data counter upper 8-bit (DDCTH)

14 13 12 11 10 8 Address: 007927H B15 B14 B13 B12 B11 B10 B09 B08 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)


Initial Value XXXXXXXB

Note: The above register is switched for each channel depending on the DCSR.

16. External bus pin control circuit

The external bus pin control circuit controls external bus pins to extend the CPU address and data buses to externals.

• Register list



Initial Value 14 13 12 11 10 9 8 Address: 0000A5H 0011- - 00в ICR1 ICR0 LMR0 HMR1 HMR0 LMR1 (W) (W) (W) (W) (W) (---) (W)

• External address output control register (HACR)


Initial Value 6 3 0 Address: 0000A6H E23 E22 E21 E20 E19 E18 E17 E16 (W) (W) (W) (W) (W) (W) (W) (W)

• Bus control signal selection register (EPCR)

Initial Value 15 14 13 12 11 9 10 1000*10 -в Address: 0000A7H CKE RYE HDE **HMBS** (W)RE **LMBS** Reserved (W) (W) (W) (W) (W) (W) (W) (---)

W :Write only
- :Unused
* :"1" or "0"

Block Diagram



17. Address matching detection function

When the address is equal to the value set in the address detection register, the instruction code to be read into the CPU is forcibly replaced with the INT9 instruction code (01H). As a result, the CPU executes the INT9 instruction when executing the set instruction. By performing processing by the INT#9 interrupt routine, the program patch function is enabled.

2 address detection registers are provided, for each of which there is an interrupt enable bit. When the address matches the value set in the address detection register with the interrupt enable bit set to 1, the instruction code to be read into the CPU is forcibly replaced with the INT9 instruction code.

Register list Program address detect register 0 to 2 (PADR0) PADR0 (lower) 6 5 3 2 0 Initial Value Address: 001FF0H XXXXXXXX_B (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) PADR0 (middle) 15 14 13 12 11 10 9 8 Initial Value Address: 001FF1H XXXXXXXXB (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) PADR0 (upper) 7 6 5 2 0 4 3 1 Initial Value Address: 001FF2H XXXXXXXX_R (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Program address detect register 3 to 5 (PADR1) PADR1 (lower) 15 12 11 10 **Initial Value** Address: 001FF3H XXXXXXXXB (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) PADR1 (middle) 7 6 5 3 2 Initial Value Address: 001FF4H XXXXXXXXB (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) PADR1 (upper) 14 15 13 12 11 10 Initial Value Address: 001FF5H XXXXXXXXB (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) • Program address detection control status register (PACSR) **PACSR** 7 6 5 3 2 1 0 Initial Value Address: 00009EH Reserved Reserved Reserved ADIE Reserved ADDE Reserved 0000000В (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) R/W: Readable and Writable : Undefined Χ


18. Delay interrupt generator module

The delay interrupt generation module is a module that generates interrupts for switching tasks. A hardware interrupt can be generated by software.

• Delay interrupt generator module function

	Function and control
Interrupt source	 Setting the R0 bit in the delayed interrupt request generation/release register to 1 (DIRR: R0 = 1) generates a delayed interrupt request. Setting the R0 bit in the delayed interrupt request generation/release register to 0 (DIRR: R0 = 0) cancels the delayed interrupt request.
Interrupt control	No setting of permission register is provided.
Interrupt flag	Set in bit R0 of the delayed interrupt request generation /clear register (DIRR : R0)
El ² OS support	Not ready for extended intelligent I/O service (EI ² OS).

• Block Diagram




19. ROM mirror function selection module

The ROM mirror function select module can make a setting so that ROM data located in bank FF can be read by accessing bank 00.

• ROM mirroring function selection module function

	Description
Mirror setting address	FFFFFFн to FF8000н in the FF bank can be read through 00FFFFн to 008000н in the 00 bank.
Interrupt source	None.
El ² OS support	Not ready for extended intelligent I/O service (EI ² OS) .

• Block Diagram




20. Low power consumption (standby) mode

The $F^2MC-16LX$ can be set to save power consumption by selecting and setting the low power consumption mode.

• CPU operation mode and functional description

CPU operating clock	Operation mode	Description
	Normal run	The CPU and peripheral resources operate at the clock frequency obtained by PLL multiplication of oscillator clock (HCLK) frequency.
PLL clock	Sleep	Only peripheral resources operate at the clock frequency obtained by PLL multiplication of the oscillator clock (HCLK) .
	Time-base timer	Only the time-base timer operates at the clock frequency obtained by PLL multiplication of the oscillator clock (HCLK) frequency.
	Stop	The CPU and peripheral resources are suspended with the oscillator clock stopped.
	Normal run	The CPU and peripheral resources operate at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
Main clock	Sleep	Only peripheral resources operate at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
	Time-base timer	Only the time-base timer operates at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
	Stop	The CPU and peripheral resources are suspended with the oscillator clock stopped.
	Normal run	The CPU and peripheral resources operate at the clock frequency obtained by dividing the subclock (SCLK) frequency by four.
Sub clock	Sleep	Only peripheral resources operate at the clock frequency obtained by dividing the subclock (SCLK) frequency by four.
	Watch mode	Only the watch timer operates at the clock frequency obtained by dividing the subclock (SCLK) frequency by four.
	Stop	The CPU and peripheral resources are suspended with the subclock stopped.
CPU intermittent operation mode	Normal run	The halved or PLL-multiplied oscillator clock (HCLK) frequency or the subclock (SCLK) frequency is used for operation while being decimated in a certain period.






21. Clock

The clock generator controls the internal clock as the operating clock for the CPU and peripheral resources. The internal clock is referred to as machine clock whose one cycle is defined as machine cycle. The clock based on source oscillation is referred to as oscillator clock while the clock based on internal PLL oscillation is referred to as PLL clock.

• Register list



22. 3 Mbits flash memory

The description that follows applies to the flash memory built in the MB90F334A; it is not applicable to evaluation ROM or masked ROM.

The flash memory is located in bank FF in the CPU memory map.

• Function to flash memory

	Description
Memory capacity	3072 Kbits (384 KB)
Memory configuration	384 Kwords × 8 bits/192 Kwords × 16 bits
Sector configuration	64 KB × 5 + 32 KB + 8 KB × 2 + 16 KB
Sector protect function	Possibility that set up with a recommendation parallel writer
Program algorithm	Automatic program algorithm (Embedded Algorithm* : Similar to MBM29LV400TC)
Operation command	 Compatibility with the JEDEC standard-type command Built-in deletion pause/deletion resume function Detection of programming/erasure completion using data polling and the toggle bit Capable of erasing data sector by sector (in arbitrary combination of sectors)
Program/Erase cycle	At least 10,000 times guaranteed
How to program and erase memory	 Parallel programmer available for programming and erasure (Ando Denki : AF9708, AF9709, AF9709B) Can be written and erased using a dedicated serial writer (Yokogawa Digital Computer Corporation : AF220/AF210/AF120/AF110) Write/delete operation by program execution
Interrupt source	Programming/erasure completion sources
El ² OS supports	Not ready for expanded intelligent I/O service (EI ² OS).

^{*:} Embedded Algorithm is a trade mark of Advanced Micro Devices Inc.

• Sector configuration of flash memory

Flash Memory	CPU address Writer address
--------------	----------------------------

		<u> </u>
Prohibited	F80000H	00000н
Trombited	F8FFFFH	UFFFFH
SA0 (64 KB)	F 90000н	10000н
3AU (04 NB)	F9FFFFH	1FFFFH
CA4 (64 KB)	FA 0000н	20000н
SA1 (64 KB)	FAFFFFH	2FFFFH
040 (041(5)	FB0000н	30000н
SA2 (64 KB)	FBFFFFH	3FFFFH
Prohibited	FC0000H	40000н
. Tombred	FCFFFFH	4FFFFH
SA3 (64 KB)	FD0000H	50000н
3A3 (04 KB)	FDFFFFH	5FFFFH
CAA(GAKD)	FE0000н	60000н
SA4 (64 KB)	FEFFFFH	6FFFFH
045 (00 KD)	FF0000н	70000н
SA5 (32 KB)	FF7FFFH	77FFFH
CAC (O KD)	FF8000H	78000н
SA6 (8 KB)	FF9FFFH	79FFFH
CA7 (0 KP)	FFA000H	¦ 7A000н
SA7 (8 KB)	FFBFFFH	7BFFFH
040 (40 KB)	FFC000H	7С000н
SA8 (16 KB)	FFFFFFH	7FFFFH

^{*:} The writer address is relative to the CPU address when data is programmed into flash memory by a parallel programmer. Programming and erasing by the general-purpose parallel programmer are executed based on writer addresses.

Register list

Flash memory control register (FMCS)


Address: 0000AEH

7	6	5	4	3	2	1	0
INTE	RDYINT	WE	RDY	Reserved	LPM1	Reserved	LPM0
(R/W)	(R/W)	(R/W)	(R)	(W)	(RW)	(W)	(R/W)

Initial Value 000X0000_B

• Standard configuration for Fujitsu standard serial on-board writing

The flash microcontroller programmer (AF220/AF210/AF120/AF110) made by Yokogawa Digital Computer Corporation is used for Fujitsu standard serial on-board writing.




Note: Inquire of Yokogawa Digital Computer Corporation for details about the functions and operations of the AF220, AF210, AF120 and AF110 flash microcontroller programmer, general-purpose common cable for connection (AZ210) and connectors.

• Pins Used for Fujitsu Standard Serial On-board Programming

Pin	Function	Description			
MD2, MD1, MD0	Mode input pin	The device enters the serial program mode by setting MD2=1, MD1=1 and MD0 =0.			
X0, X1	Oscillation pin	Because the internal CPU operation clock is set to be the 1 multiplication PLL clock in the serial write mode, the internal operation clock frequency is the same as the oscillation clock frequency.			
P60, P61	Programming program start pins	Input a Low level to P60 and a High level to P61.			
RST	Reset input pin	_			
SIN0	Serial data input pin.	UART0 is used as CLK synchronous mode.			
SOT0	Serial data output pin	In program mode, the pins used for the UART0 CLK synchronous mode			
SCK0	Serial clock input pin	are SIN0, SOT0 and SCK0.			
Vcc	Power source input pin	When supplying the write voltage (MB90F334A : 3.3 V \pm 0.3 V) from the user system, connection with the flash microcontroller programmer is not necessary. When connecting, do not short-circuit with the user power supply.			
Vss	GND Pin	Share GND with the flash microcontroller programmer.			

The control circuit shown in the figure is required for using the P60, P61, SIN0, SOT0 and SCK0 pins on the user system. Isolate the user circuit during serial on-board writing, with the TICS signal of the flash microcontroller programmer.



Control circuit

The MB90F334A serial clock frequency that can be input is determined by the following expression: Use the flash microcontroller programmer to change the serial clock input frequency setting depending on the oscillator clock frequency to be used.

Inputable serial clock frequency = $0.125 \times$ oscillation clock frequency.

• Maximum serial clock frequency

Oscillation clock frequency	Maximum serial clock frequency acceptable to the microcontroller	Maximum serial clock frequency that can be set with the AF220, AF210, AF120 or AF110	Maximum serial clock frequency that can be set with the AF200
At 6 MHz	750 kHz	500 kHz	500 kHz

• System configuration of the flash microcontroller programmer (AF220/AF210/AF120/AF110) (made by Yokogawa Digital Computer Corporation)

Р	art number	Function					
	AF220/AC4P	Model with internal Ethernet interface	/100 V to 220 V power adapter				
Unit	AF210/AC4P	Standard model	/100 V to 220 V power adapter				
Offic	AF120/AC4P	Single key internal Ethernet interface mode	/100 V to 220 V power adapter				
	AF110/AC4P	Single key model	/100 V to 220 V power adapter				
AZ22	1	PC/AT RS232C cable for writer					
AZ210	0	Standard target probe (a) length : 1 m					
FF20	1	Control module for Fujitsu F ² MC-16LX flash micro	controller control module				
AZ290	0						
/P4		4 MB PC Card (option) Flash memory capacity to 512 KB correspondence					

Contact to: Yokogawa Digital Computer Corporation TEL: 81-423-33-6224

Note: The AF200 flash microcontroller programmer is a retired product, but it can be supported using control module FF201.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Rat	ting	Unit	Domarka
Farameter	Syllibol	Min	Max	Unit	Remarks
	Vcc	Vss - 0.3	Vss + 4.0	V	
Power supply voltage*1	AVcc	Vss - 0.3	Vss + 4.0	V	Vcc ≥ AVcc*2
	AVRH	Vss - 0.3	Vss + 4.0	ss + 4.0 V ss + 4.0 V Vcc ≥ AVcc*² ss + 4.0 V AVcc ≥ AVR ≥ 0 V*³ ss + 4.0 V *4 ss + 4.0 V Nch open-drain (Withstand voltage of 5 V I/O)*⁵ ss + 4.5 V USB I/O ss + 4.5 V USB I/O +2.0 mA *6 10 mA Other than USB I/O*7 43 mA USB I/O*7 43 mA *8 60 mA Other than USB I/O*7 - 43 mA VSB I/O*7 - 43 mA VSB I/O*7 - 3 mA *8 - 60 mA *8 - 60 mA *9 340 mW *9 340 mW + 85 °C	
		Vss - 0.3	Vss + 4.0	V	*4
Input voltage*1	Vı	Vss - 0.3	Vss + 6.0	V	(Withstand voltage of
		- 0.5	Vss + 4.5	V	USB I/O
Output voltage*1	Vo		*4		
Output voltage	VO	- 0.5	Vss + 4.5	V USB I/O mA *6	
Maximum clamp current	I CLAMP	- 2.0	+2.0	mA	*6
Total maximum clamp current	Σ I _{CLAMP}	_	20	mA	*6
"L" level maximum output current	lol1	_	10	mA	Other than USB I/O*7
L level maximum output current	l _{OL2}	_	43	mA	USB I/O*7
"L" level average output current	lolav	_	3	mA	*8
"L" level maximum total output current	ΣΙοι	_	60	mA	
"L" level average total output current	Σ lolav	_	30	mA	*9
"H" level maximum output current	І он1	_	– 10	mA	Other than USB I/O*7
n levermaximum output current	І он2	_	- 43	mA	USB I/O*7
"H" level average output current	Іонаv	_	- 3	mA	*8
"H" level maximum total output current	ΣІон	_	- 60	mA	
"H" level average total output current	ΣΙομαν	_	- 30	mA	*9
Power consumption	Pd	_	340	mW	
Operating temperature	TA	- 40	+ 85	°C	
Storage temperature	Tota	- 55	+ 150	°C	
Storage temperature	Tstg	- 55	- 0.3	USB I/O	

^{*1 :} The parameter is based on $V_{SS} = AV_{SS} = 0.0 \text{ V}$.

- Use within recommended operating conditions.
- Use at DC voltage (current)
- The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.

^{*2 :} Be careful not to let AVcc exceed Vcc, for example, when the power is turned on.


^{*3 :} Be careful not to let AVRH exceed AVcc.

^{*4 :} V_I and V_O must not exceed Vcc + 0.3 V. However, if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.

^{*5 :} Applicable to pins : P60 to P67, P96, PA0 to PA7, PB0 to PB4, VBUS

^{*6: •} Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P70 to P77, P80 to P87, P90 to P95, PB5, PB6

- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input
 potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect
 other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than P60 to P67, P96, PA0 to PA7, PB0 to PB4, DVP, DVM, HVP, HVM, VBUS, HCON
- Sample recommended circuits:



- *7 : A peak value of an applicable one pin is specified as a maximum output current.
- *8 : The average output current specifies the mean value of the current flowing in the relevant single pin during a period of 100 ms.
- *9: The average total output current specifies the mean value of the currents flowing in all of the relevant pins during a period of 100 ms.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Parameter	Зушьог	Min	Max	Ollit	Remarks
		3.0	3.6	V	At normal operation (when using USB)
Power supply voltage	Vcc	2.7	3.6	V	At normal operation (when not using USB)
		1.8	3.6	V	Hold state of stop operation
	VIH	0.7 Vcc	Vcc + 0.3	V	CMOS input pin
Input "H" voltage	V _{IHS1}	0.8 Vcc	Vcc + 0.3	V	CMOS hysteresis input pin
Input "H" voltage	V _{IHS2}	0.8 Vcc	Vss + 5.3	V	Nch open-drain (Withstand voltage of 5 V I/O)*
	VIHM	Vcc - 0.3	Vcc + 0.3	V	MD pin input
	VIHUSB	2.0	Vcc + 0.3	V	USB pin input
	VIL	Vss - 0.3	0.3 Vcc	V	CMOS input pin
Input "L" voltage	VILS	Vss - 0.3	0.2 Vcc	V	CMOS hysteresis input pin
Input L voltage	VILM	Vss - 0.3	Vss + 0.3	V	MD pin input
	VILUSB	Vss	0.8	V	USB pin input
Differential input sensitivity	V _{DI}	0.2	_	V	USB pin input
Differential common mode input voltage range	Vсм	0.8	2.5	V	USB pin input
Series resistance	Rs	25	30	Ω	Recommended value = 27 Ω at using USB
Operating	TA	- 40	+ 85	°C	When not using USB
temperature	IA	0	+ 70	°C	When using USB

^{*:} Applicable to pins: P60 to P67, P96, PA0 to PA7, PB0 to PB4, VBUS

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, Ta = - 40 °C to + 85 °C)

Parameter	Sym	Pin name	Conditions		Value		Unit	Remarks
rarameter	bol	Pili liaille	Conditions	Min	Тур	Max	Onic	Remarks
Output "H" voltage	Vон	Output pins other than P60 to P67, P96, PA0 to PA7, PB0 to PB4, HVP, HVM, DVP, DVM	Iон = - 4.0 mA	Vcc - 0.5	_	Vcc	٧	
		HVP, HVM, DVP, DVM	$RL = 15 \text{ k}\Omega \pm 5\%$	2.8	_	3.6	V	
Output "L" voltage	Vol	Output pins other than HVP, HVM, DVP, DVM	I _{OL} = 4.0 mA	Vss		Vss + 0.4	V	
voltage		HVP, HVM, DVP, DVM	$RL = 1.5 \text{ k}\Omega \pm 5\%$	0	_	0.3	V	
Input leak current	Iш	Output pins other than P60 to P67, P96, PA0 to PA7, PB0 to PB4, HVP, HVM, DVP, DVM	Vcc = 3.3 V, Vss < Vı < Vcc	– 10	_	+ 10	μΑ	
		HVP, HVM, DVP, DVM	_	- 5	—	+ 5	μΑ	
Pull-up resistance	Rpull	P00 to P07, P10 to P17	Vcc = 3.3 V, T _A = + 25 °C	25	50	100	kΩ	
Open drain output current	LIOD	P60 to P67, P96, PA0 to PA7, PB0 to PB4,			0.1	10	μΑ	
Pull-up resistance Open drain output			Vcc = 3.3 V, Internal frequency 24 MHz,	_	75	85	mA	MB90F334A
			At normal operating At USB operating (USTP = 0)	—	65	75	mA	MB90333A
	Icc		Vcc = 3.3 V, Internal frequency 24 MHz, At normal operating	—	70	80	mA	MB90F334A
			At non-operating USB (USTP = 1)	_	60	70	mA	MB90333A
supply	Iccs	Vcc	Vcc = 3.3 V, Internal frequency 24 MHz, At sleep mode		27	40	mA	
Carrent	Істѕ		Vcc = 3.3 V, Internal frequency 24 MHz, At timer mode		3.5	10	mA	
	ICIS		Vcc = 3.3 V, Internal frequency 3 MHz, At timer mode		1	2	mA	
	Iccl		$V_{\rm CC} = 3.3 \text{ V},$ Internal frequency 8 kHz, At subclock operation, $(T_A = +25 \text{ °C})$		25	150	μА	

(Continued)

(Continued)

(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, Ta = - 40 °C to + 85 °C)


Parameter	Sym-	Pin name	Conditions		Value		Unit	Remarks
Parameter	bol	riii iiaiiie	Conditions	Min	Тур	Max	Ullit	Kemarks
Power	IccL S	Vcc = 3.3 V, Internal frequency 8 kHz, At sub clock, At sleep operating, (T _A = + 25 °C)		_	10	50	μА	
supply current	Ісст	Vcc	$V_{\rm CC} = 3.3 \text{ V},$ Internal frequency 8 kHz, Watch mode, $(T_A = +25 \text{ °C})$	_	1.5	40	μА	
	Іссн		$T_A = +25 ^{\circ}C$, At stop	_	1	40	μА	
Input capacitance	Cin	Other than AVcc, AVss, Vcc, Vss	_	_	5	15	pF	
Pull-up resistor	Rup	RST	_	25	50	100	kΩ	


Note: P60 to P67, P96, PA0 to PA7, and PB0 to PB4 are Nch open-drain pins usually used as CMOS.


4. AC Characteristics (1)Clock input timing

(Vcc = AVcc = $3.3 \text{ V} \pm 0.3 \text{ V}$, Vss = AVss = 0.0 V, T_A = $-40 \, ^{\circ}\text{C}$ to + $85 \, ^{\circ}\text{C}$)


Parameter	Sym-	Pin name		Value		Unit	Remarks
raiailletei	bol	riii iiaiiie	Min	Тур	Max	Oilit	Remarks
	fсн	X0, X1		6		MHz	External crystal oscillation
Clock frequency	ICH	70, 71	6		24	MHz	External clock input
	fcL	X0A, X1A	_	32.768	—	kHz	
	tuovi	X0, X1	_	166.7		ns	External crystal oscillation
Clock cycle time	t HCYL	Λυ, Λι	166.7		41.7	ns	External clock input
	tLCYL	X0A, X1A		30.5		S	
Input clock pulse width	Pwh PwL	X0	10		_	ns	A reference duty ratio is 30% to 70%.
input clock pulse width	P _{WHL} P _{WLL}	X0A		15.2		s	
Input clock rise time and fall time	tcr tcf	X0			5	ns	At external clock
Internal operating clock	fcp	_	3	_	24	MHz	When main clock is used
frequency	fcpl	_	_	8.192	—	kHz	When sub clock is used
Internal operating clock	t CP		42		333	ns	When main clock is used
cycle time	t CPL	_		122.1		S	When sub clock is used







The AC standards assume the following measurement reference voltages.




(2)Clock output timing

 $(V_{SS} = AV_{SS} = 0.0 \text{ V}, T_A = -40 \, ^{\circ}\text{C to} + 85 \, ^{\circ}\text{C})$

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
Farameter	Symbol	r III IIaiiie	Conditions	Min	Max	Ollit	iveillai ks	
Cycle time	tcyc	CLK	_	t CP	_	ns		
				tcp/2 - 15	tcp/2 + 15	ns	At fcp = 24 MHz	
CLK↑→CLK↓	t chcL	CLK	Vcc = 3.0 V to 3.6 V	tcp/2 - 20	tcp/2 + 20 ns At	At fcp = 12 MHz		
				tcp/2 - 64	tcp/2 + 64	ns	At fcp = 6 MHz	

Note: tcp: See " (1) Clock input timing".




(3) Reset

(Vcc = AVcc = $3.3 \text{ V} \pm 0.3 \text{ V}$, Vss = AVss = 0.0 V, TA = $-40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$)


Parameter	Sym-	Pin name	Condi- tions	Value		Unit	Remarks	
Farameter	bol			Min	Max	5	Nemarks	
Poset input time	Reset input time trstL RST —	500	_	ns	At normal operating, At time base timer mode, At main sleep mode, At PLL sleep mode			
Reset input time			Oscillation time of oscillator* + 500 ns	_	μs	At stop mode, At sub clock mode, At sub sleep mode, At watch mode		

^{*:} Oscillation time of oscillator is the time that the amplitude reaches 90 %. It takes several milliseconds to several dozens of milliseconds on a crystal oscillator, several hundreds of microseconds to several milliseconds on a FAR/ceramic oscillator, and 0 milliseconds on an external clock.

• During normal operation, time-base timer mode, main sleep mode and PLL sleep mode



• During stop mode, subclock mode, sub-sleep mode and watch mode



(4) Power-on reset


 $(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$

Parameter	Symbol	Pin name	Condi-	Value		Value		Unit	Remarks	
raiailletei	Symbol	riii iiaiiie	tions	Min	Max	Oilit				
Power supply rising time	t R	Vcc		_	30	ms				
Power supply shutdown time	toff	Vcc	_	1		ms	For repeated operation			


Notes: • Vcc must be lower than 0.2 V before the power supply is turned on.

- The above standard is a value for performing a power-on reset.
- In the device, there are internal registers which is initialized only by a power-on reset.

 When the initialization of these items is expected, turn on the power supply according to the standards.



Sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during operation as illustrated below, voltage fluctuation should be minimized so that the voltage rises as smoothly as possible. When raising the power, do not use PLL clock. However, if voltage drop is 1 V/s or less, use of PLL clock is allowed during operation.



(5) UARTO, 1, 2, 3 I/O extended serial timing


(Vcc = AVcc = $3.3 \text{ V} \pm 0.3 \text{ V}$, Vss = AVss = 0.0 V, T_A = -40 °C to + 85 °C)

Parameter	Sym	Pin name	Conditions	Va	lue	Unit	Remarks
Farameter	bol	riii name	Conditions	Min	Max	Oilit	Remarks
Serial clock cycle time	tscyc	SCKx		8 tcp	_	ns	
SCK↓→SOT delay time	tsLov	SCKx, SOTx	Internal shift clock	- 80	+ 80	ns	
Valid SIN→SCK↑	tıvsh	SCKx, SINx	mode output pin is : $C_L = 80 \text{ pF} + 1 \text{TTL}$	100	_	ns	
SCK↑→valid SIN hold time	t sнıx	SCKx, SINx		60	_	ns	
Serial clock H pulse width	t shsl	SCKx, SINx		4 tcp		ns	
Serial clock L pulse width	t slsh	SCKx, SINx		4 tcp	_	ns	
SCK↓→SOT delay time	tsLov	SCKx, SOTx	External shift clock mode output pin is : $C_L = 80 \text{ pF} + 1 \text{TTL}$	_	150	ns	
Valid SIN→SCK↑	tıvsн	SCKx, SINx		60	_	ns	
SCK↑→valid SIN hold time	t sнıx	SCKx, SINx		60	_	ns	

Notes: • Above rating is the case of CLK synchronous mode.

 \bullet C_{L} is a load capacitance value on pins for testing.

• tcp: See "(1) Clock input timing".




(6) I²C timing

(Vcc = AVcc = $3.3 \text{ V} \pm 0.3 \text{ V}$, Vss = AVss = 0.0 V, TA = $-40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$)

Parameter	Symbol	Conditions	Va	lue	Unit
Farameter	Syllibol	Conditions	Min	Max	Ollit
SCL clock frequency	t scL		0	100	kHz
(Repeat) [start] condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t hdsta	Power-supply voltage of external pull-up resistor at 5.0 V.	4.0	_	μs
SCL clock "L" width	t LOW	R = 1.2 kΩ, C = 50 pF* ²	4.7		μs
SCL clock "H" width	t HIGH	Power-supply voltage of external pull-up	4.0		μs
Repeat [start] condition setup time SCL $\uparrow \rightarrow$ SDA \downarrow	t susta	resistor at 3.6 V. R = 1.0 kΩ, C = 50 pF* ²	4.7	_	μs
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	t hddat		0	3.45*3	μs
Data setup time	•	Power-supply voltage of external pull-up resistor at 5.0 V. fcp*1 \leq 20 MHz, R = 1.2 k Ω , C = 50 pF*2 Power-supply voltage of external pull-up resistor at 3.6 V. fcp*1 \leq 20 MHz, R = 1.0 k Ω , C = 50 pF*2	250	_	9
SDA ↓↑→ SCL↑	SDA \downarrow I time SDA $\downarrow \uparrow$ t_{HDDAT} Power-suppl resistor at 5.0 fcp*1 \leq 20 MH Power-suppl resistor at 3.0 fcp*1 \leq 20 MH Power-suppl resistor at 5.0 fcp*1 \leq 20 MH Power-suppl resistor at 5.0 fcp*1 \leq 20 MH Power-suppl resistor at 5.0 fcp*1 \leq 20 MH Power-suppl resistor at 3.0 fcp*1 \leq 20 MH	Power-supply voltage of external pull-up resistor at 5.0 V. fcp*1 > 20 MHz, R = 1.2 k Ω , C = 50 pF*2 Power-supply voltage of external pull-up resistor at 3.6 V. fcp*1 > 20 MHz, R = 1.0 k Ω , C = 50 pF*2	ge of external pull-up 1.2 k Ω , C = 50 pF*2 ge of external pull-up 200		- ns
[Stop] condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	t susto	Power-supply voltage of external pull-up resistor at 5.0 V.	4.0		μs
Bus free time between [stop] condition and [start] condition	t BUS	R = 1.2 kΩ, C = 50 pF* ² Power-supply voltage of external pull-up resistor at 3.6 V. R = 1.0 kΩ, C = 50 pF* ²	4.7	_	μs

^{*1 :} fcp is internal operating clock frequency. See " (1) Clock input timing".

^{*3 :} The maximum thddat only has to be met if the device does not stretch the "L" width (tLow) of the SCL signal.




^{*2 :} R and C are pull-up resistance of SCL and SDA lines and load capacitance.

(7) Timer input timing

(Vcc = AVcc = $3.3 \text{ V} \pm 0.3 \text{ V}$, Vss = AVss = 0.0 V, TA = $-40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Condi-	Val	lue	Unit	Remarks	
Faranielei	Syllibol	Fili lialile	tions	Min	Max	Onit	Remarks	
Input pulse width	tтıwн tтıwL	FRCK, INx, TINx PWC	_	4 tcp	_	ns		


Note: tcp: See "(1) Clock input timing".



(8) Timer output timing

 $(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$

Parameter	Sym-	Pin name	Condi-	Va	lue	Unit	Remarks
raiailletei	bol	Fili lialile	tions	Min	Max	Offic	Remarks
CLK↑→Touт change time		TOTx,					
PPG0 to PPG5 change time	t TO	PPGx,	_	30	_	ns	
OUT0 to OUT3 change time		OUTx					




(9) Trigger input timing

 $(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$

Parameter	Symbol	Pin name	Condi-	Val	ue	Unit	Remarks
raiametei	Syllibol	riii iiaiii e	tions	Min	Max	Offic	iveillai k3
Input pulse width	t trgh	INTx,		5 t CP	_	ns	At normal operating
Imput puise width	t trgl	ADTG	_	1		μs	In Stop mode

Note: tcp: See "(1) Clock input timing".




(10) Bus read timing

(Vcc = AVcc = $3.3 \text{ V} \pm 0.3 \text{ V}$, Vss = AVss = 0.0 V, Ta = 0 °C to + 70 °C)

Parameter	Sym	Pin name	Condi-	1	ilue	Unit	Remarks	
Farameter	bol	riii iiaiiie	tions	Min	Max	Oiiit	rtomanto	
				tcp/2 - 15		ns	At $f_{cp} = 24 \text{ MHz}$	
ALE pulse width	tLHLL	ALE		tcp/2 - 20		ns	At fcp = 12 MHz	
				tcp/2 - 35		ns	At f _{cp} = 6 MHz	
Valid address→ALE↓time	t avll	Address,		tcp/2 - 17		ns		
Valid address→ALEVIIIIe	t AVLL	ALE		tcp/2 - 40		ns	At fcp = 6 MHz	
ALE↓→Address valid time	tLLAX	ALE, Address	_	tcp/2 - 12	_	ns		
Valid address→RD↓time	t avrl	RD, Address	_	tcp - 25	_	ns		
Valid address→valid data	+	Address/		_	5 tcp/2 - 55	ns		
input	t avdv	data	data	_	_	5 tcp/2 - 80	ns	At fcp = 6 MHz
RD pulse width	touru	<u>DD</u>	RD —	3 tcp/2 - 25		ns	At $f_{cp} = 24 \text{ MHz}$	
RD puise widin	t rlrh	ΚD		3 tcp/2 - 20		ns	At $f_{cp} = 12 \text{ MHz}$	
RD↓→valid data input	t RLDV	RD,		_	3 tcp/2 - 55	ns		
ND↓→valid data iriput	I KLDV	Data	_	_	3 tcp/2 - 80	ns	$At \ f_{cp} = 6 \ MHz$	
RD↓→data hold time	t RHDX	RD, Data	_	0	_	ns		
RD↑→ALE↑time	t RHLH	RD, ALE	_	tcp/2 - 15		ns		
RD↑→address valid time	t RHAX	Address, RD	_	tcp/2 - 10	_	ns		
Valid address→CLK [↑] time	t avch	Address, CLK	_	tcp/2 - 17	_	ns		
RD↓→CLK↑time	t RLCH	RD, CLK	_	tcp/2 - 17		ns		
ALE↓→RD↓time	tllrl	RD, ALE		tcp/2 - 15	_	ns		

Note: tcp: See "(1) Clock input timing".




(11) Bus write timing

(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, Ta = 0 °C to + 70 °C)

Parameter	Sym-	Pin name	Condi-	Value		Unit	Remarks
raiailletei	bol	riii iiaiiie	tions	Min	Max	Oilit	Kemarks
Valid address→WR↓time	t avwl	Address, WR		tcp – 15	_	ns	
WR pulse width	twLwH	WRL, WRH	_	3 tcp/2 - 25		ns	At fcp = 24 MHz
Wix puise width	LVVLVVH	VVIXL, VVIXII	_	3 tcp/2 - 20		ns	At fcp = 12 MHz
Valid data output→WR [↑] time	t dvwh	Data, WR		3 tcp/2 - 15	_	ns	
		WD		10		ns	At fcp = 24 MHz
WR↑→data hold time	twhox	WR, Data		20	_	ns	At fcp = 12 MHz
		2 4.14	_	30	_	ns	At fcp = 6 MHz
WR↑→address valid time	twhax	WR, Address		tcp/2 - 10		ns	
WR↑→ALE↑time	twhlh	WR, ALE	_	tcp/2 - 15		ns	
WR↓→CLK↑time	t wlch	WR, CLK		tcp/2 - 17	_	ns	

Note: tcp: See "(1) Clock input timing".




(12) Ready input timing

(Vcc = AVcc = 3.3 V
$$\pm$$
 0.3 V, Vss = AVss = 0.0 V, TA = 0 °C to + 70 °C)

Parameter	Symbol	Pin name	Conditions	Val	lue	Unit	Remarks
Faranietei	Syllibol	Fili lialile	Conditions	Min	Max	Oilit	Nemarks
RDY set-up time	t RYHS		_	35	_	ns	
NDT Set-up time	LRYHS	RDY	_	70		ns	f _{cp} = 6 MHz
RDY hold time	t RYHH		_	0		ns	

Notes: • If the RDY set-up time is insufficient, use the auto-ready function.

• For input from the RDY pin, be careful as failure to satisfy AC standards may cause the chip to run out of control.




(13) Hold timing

(Vcc = AVcc = 3.3 V
$$\pm$$
 0.3 V, Vss = AVss = 0.0 V, Ta = 0 °C to + 70 °C)

Parameter	Symbol	Din name	in name Condi- Value		Pin name Colidi-		Unit	Remarks
raiailletei	Symbol	Fili liailie	tions	Min	Max	Oilit	INCIIIAI NS	
Pin floating→HAK↓time	t xhal	HAK		30	t cp	ns		
HAK↓→pin valid time	t hahv	HAK		t CP	2 tcp	ns		

Notes: • It takes one cycle or more for $\overline{\text{HAK}}$ to change after the HRQ pin is captured.

• tcp: See " (1) Clock input timing".



5. Electrical Characteristics for the A/D Converter

(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, Ta = - 40 °C to + 85 °C)


Donomoton	Sym	Din nama		Value		I Imit	Domostro
Parameter	bol	Pin name	Min	Тур	Max	Unit	Remarks
Resolution	_	_	_	_	10	bit	
Total error	_		_	_	± 3.0	LSB	
Nonlinear error	_		_	_	± 2.5	LSB	
Differential linear error	_	_	_	_	± 1.9	LSB	
Zero transition voltage	Vот	AN0 to AN15	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	mV	1 LSB = AVRH/1024
Full-scale transition voltage	V _{FST}	AN0 to AN15	AVRH – 3.5 LSB	AVRH – 1.5 LSB	AVRH + 0.5 LSB	mV	1 LOD - AVINI / 1024
Conversion time	_		_	176 tcp*1	_	ns	
Sampling time	_	_	_	64 tcp*1	_	ns	
Analog port input current	Iain	AN0 to AN15	_	_	10	μΑ	
Analog input voltage	Vain	AN0 to AN15	0	_	AVRH	V	
Reference voltage	_	AVRH	2.7	_	AVcc	V	
Power supply current	lΑ	AVcc	_	1.4	3.5	mA	
Fower supply current	Іан	AVcc	_	_	5	μΑ	*2
Reference voltage	IR	AVRH	_	95	170	μΑ	
supplying current	IRH	AVRH	_	_	5	μΑ	*2
Interchannel disparity	_	AN0 to AN15			4	LSB	

^{*1 :} tcp : See " (1) Clock input timing".


 $^{^*2}$: The current when the CPU is in stop mode and the A/D converter is not operating (For Vcc = AVcc = AVRH = 3.3 V).

Notes:

- About the external impedance of the analog input and its sampling time
 - A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion presicion.



• To satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value.



• If the sampling time cannot be sufficient, connect a capacitor of about 0.1 μF to the analog input pin.

About errors


As AVRH becomes smaller, values of relative errors grow larger.

6. USB characteristics


(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, Ta = 0 °C to + 70 °C)


	Parameter	Sym	Val	lue	Unit	Remarks
	raiailletei	bol	Min	Max	Offic	Remarks
	Input High level voltage	VIH	2.0	_	V	
Input	nput Input Low level voltage		_	0.8	V	
characteristics	Differential input sensitivity	Vdi	0.2		V	
	Differential common mode range	Vсм	0.8	2.5	V	
	Output High level voltage	Vон	2.8	3.6	V	Іон = – 200 μА
	Output Low level voltage		0.0	0.3	V	IoL = 2 mA
	Cross over voltage	Vcrs	1.3	2.0	V	
	Rise time	t FR	4	20	ns	Full Speed
Output	Nise time	t LR	75	300	ns	Low Speed
characteristics	Fall time	tff	4	20	ns	Full Speed
	raii tiirie		75	300	ns	Low Speed
	Rising/falling time matching		90	111.11	%	(Tfr/Tff)
			80	125	%	(Tlr/Tlf)
	Output resistance	ZDRV	28	44	Ω	Including Rs = 27 Ω

• Data signal timing (Full Speed)



• Data signal timing (Low Speed)





7. Flash memory write/erase characteristics


Parameter	Condition		Value		l lmi4	Remarks
Parameter	Condition	Min	Тур	Max	Unit	Remarks
Sector erase time		_	1	15	S	Excludes 00 _H programming prior to erasure.
Chip erase time	$T_A = +25 ^{\circ}C$ $V_{CC} = 3.0 V$	_	9	_	s	Excludes 00 _H programming prior to erasure.
Word (16-bit width) programming time		_	16	3,600	μs	Except for over head time of system level
Programming/erase cycle		10,000	_	_	cycle	
Flash memory data retaining period	Average T _A = +85 °C	20	_	_	year	*

^{*:} This value comes from the technology qualification. (using Arrhenius equation to translate high temperature measurements into normalized value at + 85 °C)


■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F334APFF MB90333APFF	120-pin Plastic LQFP (FPT-120P-M05)	
MB90F334APMC MB90333APMC	120-pin Plastic LQFP (FPT-120P-M21)	
MB90V330A	299-pin Ceramic PGA (PGA-299C-A01)	For evaluation

■ PACKAGE DIMENSIONS



(Continued)



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.