

May 2008

# FSFR-Series — Fairchild Power Switch (FPS™) for Half-Bridge Resonant Converters

#### **Features**

- Variable Frequency Control with 50% Duty Cycle for Half-bridge Resonant Converter Topology
- High Efficiency through Zero Voltage Switching (ZVS)
- Internal SuperFET™s with Fast-Recovery Type Body Diode (t<sub>rr</sub>=120ns) for FSFR2100 and UniFETs with Fast-Recovery Type Body Diode (t<sub>rr</sub><160ns) for FSFR2000/1900/1800/1700.
- Fixed Dead Time (350ns) Optimized for MOSFETs
- Up to 300kHz Operating Frequency
- Pulse Skipping for Frequency Limit (Programmable) at Light-Load Condition
- Remote On/Off Control Using Control Pin
- Protection Functions: Over-Voltage Protection (OVP), Over-Load Protection (OLP), Over-Current Protection (OCP), Abnormal Over-Current Protection (AOCP), Internal Thermal Shutdown (TSD)

### **Applications**

- PDP and LCD TVs
- Desktop PCs and servers
- Adapters
- Telecom Power Supplies
- Audio Power Supplies

### Description

The FSFR-series are a highly integrated power switches designed for high-efficiency half-bridge resonant converters. Offering everything necessary to build a reliable and robust resonant converter, the FSFR-series simplifies designs and improves productivity, while improving performance. The FSFR-series combines power MOSFETs with fast-recovery type body diodes, a high-side gate-drive circuit, an accurate current controlled oscillator, frequency limit circuit, soft-start, and built-in protection functions. The high-side gate-drive circuit has a common-mode noise cancellation capability, which quarantees stable operation with excellent noise immunity. The fast-recovery body diode of the MOSFETs improves reliability against abnormal operation conditions, while minimizing the effect of the reverse recovery. Using the zero-voltage-switching (ZVS) technique dramatically reduces the switching losses and efficiency is significantly improved. The ZVS also reduces the switching noise noticeably, which allows a small-sized Electromagnetic Interference (EMI) filter.

The FSFR-series can be applied to various resonant converter topologies such as series resonant, parallel resonant, and LLC resonant converters.

#### **Related Resources**

<u>AN4151 — Half-bridge LLC Resonant Converter Designusing FSFR-series Fairchild Power Switch (FPS<sup>TM</sup>)</u>

## **Ordering Information**

Part Number	Package	Operating Junction Temperature	R <sub>DS(ON_MAX)</sub> Maximum Output Po without Heatsink (V <sub>IN</sub> =350~400V) <sup>(1,2</sup>		Maximum Output Power with Heatsink (V <sub>IN</sub> =350~400V) <sup>(1,2)</sup>
FSFR2100			0.38Ω	200W	450W
FSFR2000			0.67Ω	160W	350W
FSFR1900	9-SIP	-40 to +130°C	0.85Ω	140W	300W
FSFR1800			0.95Ω	120W	260W
FSFR1700	1		1.25Ω	100W	200W

#### Notes:

- 1. The junction temperature can limit the maximum output power.
- 2. Maximum practical continuous power in an open-frame design at 50°C ambient.



All standard Fairchild Semiconductor products are RoHS compliant and many are also "GREEN" or going green. For Fairchild's definition of "green" please visit: http://www.fairchildsemi.com/company/green/rohs\_green.html.

## **Application Circuit Diagram**




Figure 1. Typical Application Circuit (LLC Resonant Half-bridge Converter)

## **Block Diagram**




Figure 2. Internal Block Diagram

## **Pin Configuration**




Figure 3. Package Diagram

## **Pin Definitions**

Pin#	Name	Description				
1	$V_{DL}$	This is the drain of the high-side MOSFET, typically connected to the input DC link voltage.				
2	CON	This pin is for enable/disable and protection. When the voltage of this pin is above 0.6V, the IC operation is enabled. When the voltage of this pin drops below 0.4V, gate drive signals for both MOSFETs are disabled. When the voltage of this pin increases above 5V, protection is triggered.				
3	R <sub>T</sub>	This pin programs the switching frequency. Typically, an opto-coupler is connected to control the switching frequency for the output voltage regulation.				
4	CS	This pin senses the current flowing through the low-side MOSFET. Typically, negative voltage is applied on this pin.				
5	SG	This pin is the control ground.				
6	PG	This pin is the power ground. This pin is connected to the source of the low-side MOSFET.				
7	LVcc	This pin is the supply voltage of the control IC.				
8	NC	No connection.				
9	HV <sub>CC</sub>	This is the supply voltage of the high-side gate-drive circuit IC.				
10	V <sub>CTR</sub>	This is the drain of the low-side MOSFET. Typically, a transformer is connected to this pin.				

### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.  $T_A=25^{\circ}C$  unless otherwise specified.

Symbol	Paramete	er		Min.	Max.	Unit
V	Maximum Drain-to-Source Voltage		FSFR2100	600		V
$V_{DS}$	(V <sub>DL</sub> -V <sub>CTR</sub> and V <sub>CTR</sub> -PG)		All Others	500		7 V
LV <sub>CC</sub>	Low-side Supply Voltage			-0.3	25.0	V
HV <sub>CC</sub> to V <sub>CTR</sub>	High-side V <sub>CC</sub> Pin to Low-side Drair	n Voltage		-0.3	25.0	V
LIV	Lligh side Floating Cupply Voltage		FSFR2100	-0.3	625.0	V
HV <sub>CC</sub>	High-side Floating Supply Voltage		All Others	-0.3	525.0	] V
V <sub>CON</sub>	Control Pin Input Voltage	· · · · · · · · · · · · · · · · · · ·			LV <sub>CC</sub>	V
Vcs	Current Sense (CS) Pin Input Volta	-5.0	1.0	V		
$V_{RT}$	R <sub>T</sub> Pin Input Voltage			-0.3	5.0	V
dV <sub>CTR</sub> /dt	Allowable Low-side MOSFET Drain		50	V/ns		
	/		FSFR2100		12.0	
			FSFR2000		12.0	
$P_D$	Total Power Dissipation <sup>(3)</sup>		FSFR1900		11.8	W
			FSFR1800		11.7	
			FSFR1700		11.6	
<b>-</b>	Maximum Junction Temperature <sup>(4)</sup>				+150	
$T_J$	Recommended Operating Junction	-40	+130	°C		
T <sub>STG</sub>	Storage Temperature Range		-55	+150	°C	
IOSFET Sect	ion			•		
	Drain Gate Voltage ( $R_{GS}$ =1 $M\Omega$ )		FSFR2100	600		
$V_{DGR}$			All Others	500		V
$V_{GS}$	Gate Source (GND) Voltage				±30	V
			FSFR2100	/	33	
			FSFR2000		31	
$I_{DM}$	Drain Current Pulsed	FSFR1900		26	Α	
		FSFR1800		23		
			FSFR1700		20	
	-	000000	T <sub>C</sub> =25°C		11	
	F	SFR2100	T <sub>C</sub> =100°C		7	
		050000	T <sub>C</sub> =25°C		9.5	
	F	SFR2000	T <sub>C</sub> =100°C		6	
			T <sub>C</sub> =25°C		8	
$I_D$	Continuous Drain Current F	SFR1900	T <sub>C</sub> =100°C		5	A
			T <sub>C</sub> =25°C		7	1
	F:	SFR1800	T <sub>C</sub> =100°C		4.5	
	-		T <sub>C</sub> =160°C		6	
	FSFR1700		10-20 0	I		

## **Absolute Maximum Ratings** (Continued)

Symbol	Parameter Min. Max. Ui						
Package Sect	Package Section						
Torque	Recommended Screw Torque	5~7 kgf·cr					

#### Notes:

- Per MOSFET when both MOSFETs are conducting.

  The maximum value of the recommended operating junction temperature is limited by thermal shutdown.

## **Thermal Impedance**

 $T_A$ =25°C unless otherwise specified.

Symbol	Parameter		Value	Unit
		FSFR2100	10.44	
		FSFR2000	10.44	
θЈС	Junction-to-Case Center Thermal Impedance (Both MOSFETs Conducting)	FSFR1900	10.56	°C/W
		FSFR1800	10.68	
		FSFR1700	10.79	

#### **Electrical Characteristics**

 $T_A$ =25°C unless otherwise specified.

Cumbal	Parameter Test Conditions		Specifications			Unit	
Symbol	Paramet	er	Test Conditions	Min.	Тур.	Max.	Unit
MOSFET Se	ection				•	•	•
		E0ED0400	I <sub>D</sub> =200μA, T <sub>A</sub> =25°C	600			
$BV_{DSS}$	Drain-to-Source	FSFR2100	I <sub>D</sub> =200μA, T <sub>A</sub> =125°C		650		V
	Breakdown Voltage	All Other	I <sub>D</sub> =200μA, T <sub>A</sub> =25°C	500			
		All Others	I <sub>D</sub> =200μA, T <sub>A</sub> =125°C		540		
		FSFR2100	V <sub>GS</sub> =10V, I <sub>D</sub> =5.5A		0.32	0.38	
		FSFR2000	V <sub>GS</sub> =10V, I <sub>D</sub> =5.0A		0.53	0.67	-
R <sub>DS(ON)</sub>	On-State Resistance	FSFR1900	V <sub>GS</sub> =10V, I <sub>D</sub> =4.0A		0.74	0.85	Ω
		FSFR1800	V <sub>GS</sub> =10V, I <sub>D</sub> =3.0A		0.77	0.95	
		FSFR1700	V <sub>GS</sub> =10V, I <sub>D</sub> =2.0A		1.00	1.25	1
		FSFR2100	V <sub>GS</sub> =0V, I <sub>Diode</sub> =11.0A, dI <sub>Diode</sub> /dt=100A/µs		120		
	Body Diode Reverse Recovery Time <sup>(5)</sup>	FSFR2000	V <sub>GS</sub> =0V, I <sub>Diode</sub> =9.5A, dI <sub>Diode</sub> /dt=100A/µs		125		ns
t <sub>rr</sub>		FSFR1900	V <sub>GS</sub> =0V, I <sub>Diode</sub> =8.0A, dI <sub>Diode</sub> /dt=100A/µs		140		
		FSFR1800	V <sub>GS</sub> =0V, I <sub>Diode</sub> =7.0A, dI <sub>Diode</sub> /dt=100A/µs		160		
		FSFR1700	V <sub>GS</sub> =0V, I <sub>Diode</sub> =6.0A, dI <sub>Diode</sub> /dt=100A/µs		160		
Supply Sect	tion					JI.	
I <sub>LK</sub>	Offset Supply Leakage	Current	H-V <sub>CC</sub> =V <sub>CTR</sub> =600V/500V			50	μA
$I_QHV_{CC}$	Quiescent HVcc Supply	y Current	(HV <sub>CC</sub> UV+) - 0.1V		50	120	μA
$I_QLV_{CC}$	Quiescent LV <sub>cc</sub> Supply	/ Current	(LV <sub>CC</sub> UV+) - 0.1V		100	200	μA
I <sub>O</sub> HV <sub>CC</sub>	Operating HV <sub>CC</sub> Supply	/ Current	f <sub>OSC</sub> =100KHz, V <sub>CON</sub> > 0.6V		6	9	mA
10 LL A CC	(RMS Value)		No switching, V <sub>CON</sub> < 0.4V		100	200	μA
1.11/	Operating LV <sub>cc</sub> Supply	Current	$f_{OSC}$ =100KHz, $V_{CON}$ > 0.6V		7	11	mA
I <sub>O</sub> LV <sub>CC</sub>	(RMS Value)		No switching, V <sub>CON</sub> < 0.4V		2	4	mA
UVLO Section	on						
LV <sub>CC</sub> UV+	LV <sub>CC</sub> Supply Under-Vo	Itage Positive G	Going Threshold (LV <sub>CC</sub> Start)	13.0	14.5	16.0	V
LV <sub>CC</sub> UV-	LV <sub>CC</sub> Supply Under-Vo	Itage Negative	Going Threshold (LV <sub>CC</sub> Stop)	10.2	11.3	12.4	٧
LV <sub>CC</sub> UVH	LV <sub>CC</sub> Supply Under-Vo	Itage Hysteresis	S		3.2		V
HV <sub>CC</sub> UV+	HV <sub>CC</sub> Supply Under-Vo	Itage Positive (	Going Threshold (HV <sub>CC</sub> Start)	8.2	9.2	10.2	V
HV <sub>CC</sub> UV-	HVcc Supply Under-Vo	Itage Negative	Going Threshold (HV <sub>cc</sub> Stop)	7.8	8.7	9.6	V
HV <sub>CC</sub> UVH	HV <sub>CC</sub> Supply Under-Vo	Itage Hysteresi	s		0.5		V

## **Electrical Characteristics** (Continued)

T<sub>A</sub>=25°C unless otherwise specified.

Symbol	Porometer	Test Conditions	Specifications			Unit
Symbol	Parameter	rest Conditions	Min	Тур	Max	
Oscillato	r & Feedback Section					
V <sub>CONDIS</sub>	Control Pin Disable Threshold Voltage		0.36	0.40	0.44	V
V <sub>CONEN</sub>	Control Pin Enable Threshold Voltage		0.54	0.60	0.66	V
$V_{RT}$	V-I Converter Threshold Voltage		1.5	2.0	2.5	V
fosc	Output Oscillation Frequency	R <sub>T</sub> =5.2KΩ	94	100	106	KHz
DC	Output Duty Cycle		48	50	52	%
f <sub>SS</sub>	Internal Soft-Start Initial Frequency	$f_{SS}$ = $f_{OSC}$ + $40$ kHz, $R_T$ = $5.2$ K $\Omega$		140		KHz
$t_{SS}$	Internal Soft-Start Time		2	3	4	ms
Protectio	n Section					
I <sub>OLP</sub>	OLP Delay Current	V <sub>CON</sub> =4V	3.6	4.8	6.0	μA
V <sub>OLP</sub>	OLP Protection Voltage	V <sub>CON</sub> > 3.5V	4.5	5.0	5.5	V
V <sub>OVP</sub>	LV <sub>CC</sub> Over-Voltage Protection	L-Vcc > 21V	21	23	25	V
V <sub>AOCP</sub>	AOCP Threshold Voltage	ΔV/Δt=-0.1V/μs	-1.0	-0.9	-0.8	V
t <sub>BAO</sub>	AOCP Blanking Time <sup>(5)</sup>	$V_{CS} < V_{AOCP};$ $\Delta V/\Delta t = -0.1 V/\mu s$		50		ns
V <sub>OCP</sub>	OCP Threshold Voltage	V/Δt=-1V/μs	-0.64	-0.58	-0.52	V
t <sub>BO</sub>	OCP Blanking Time <sup>(5)</sup>	$V_{CS} < V_{OCP};$ $\Delta V/\Delta t = -1V/\mu s$	1.0	1.5	2.0	μs
t <sub>DA</sub>	Delay Time (Low Side) Detecting from V <sub>AOCP</sub> to Switch Off <sup>(5)</sup>	ΔV/Δt=-1V/μs		250	400	ns
$T_{SD}$	Thermal Shutdown Temperature <sup>(5)</sup>		110	130	150	°C
I <sub>SU</sub>	Protection Latch Sustain LV <sub>CC</sub> Supply Current	LVcc=7.5V		100	150	μΑ
V <sub>PRSET</sub>	Protection Latch Reset LV <sub>CC</sub> Supply Voltage		5			V
Dead-Tim	ne Control Section		•	•		
D <sub>T</sub>	Dead Time <sup>(6)</sup>			350		ns


#### Notes:

- This parameter, although guaranteed, is not tested in production.

  These parameters, although guaranteed, are tested only in EDS (wafer test) process.

## **Typical Performance Characteristics**

These characteristic graphs are normalized at T<sub>A</sub>=25°C.







Figure 4. Low-side MOSFET Duty Cycle vs. Temp.

Figure 5. Switching Frequency vs. Temp.







Figure 6. High-side  $V_{CC}$  (HV<sub>CC</sub>) Start vs. Temp.

Figure 7. High-side  $V_{CC}$  (HV<sub>CC</sub>) Stop vs. Temp.







Figure 8. Low-side  $V_{CC}$  (LV<sub>CC</sub>) Start vs. Temp.

Figure 9. Low-side V<sub>CC</sub> (LV<sub>CC</sub>) Stop vs. Temp.

## **Typical Performance Characteristics** (Continued)

These characteristic graphs are normalized at T<sub>A</sub>=25°C.







Figure 10. OLP Delay Current vs. Temp.

Figure 11. OLP Protection Voltage vs. Temp.







Figure 12. LV<sub>CC</sub> OVP Voltage vs. Temp.

Figure 13. R<sub>T</sub> Voltage vs. Temp.






Figure 14. CON Pin Enable Voltage vs. Temp.

Figure 15. OCP Voltage vs. Temp.

#### **Functional Description**

**1. Basic Operation:** FSFR-series is designed to drive high-side and low-side MOSFETs complementarily with 50% duty cycle. A fixed dead time of 350ns is introduced between consecutive transitions, as shown in Figure 16.




Figure 16. MOSFETs Gate Drive Signal

**2. Internal Oscillator**: FSFR-series employs a current-controlled oscillator, as shown in Figure 17. Internally, the voltage of  $R_T$  pin is regulated at 2V and the charging/discharging current for the oscillator capacitor,  $C_T$ , is obtained by copying the current flowing out of  $R_T$  pin ( $I_{CTC}$ ) using a current mirror. Therefore, the switching frequency increases as  $I_{CTC}$  increases.




Figure 17. Current Controlled Oscillator

**3. Frequency Setting**: Figure 18 shows the typical voltage gain curve of a resonant converter, where the gain is inversely proportional to the switching frequency in the ZVS region. The output voltage can be regulated by modulating the switching frequency. Figure 19 shows the typical circuit configuration for  $R_T$  pin, where the opto-coupler transistor is connected to the  $R_T$  pin to modulate the switching frequency.





Figure 18. Resonant Converter Typical Gain Curve



**Figure 19. Frequency Control Circuit** 

The minimum switching frequency is determined as:

$$f^{\min} = \frac{5.2k\Omega}{R_{\min}} \times 100(kHz) \tag{1}$$

Assuming the saturation voltage of opto-coupler transistor is 0.2V, the maximum switching frequency is determined as:

$$f^{\text{max}} = (\frac{5.2k\Omega}{R_{\text{min}}} + \frac{4.68k\Omega}{R_{\text{max}}}) \times 100(kHz)$$
 (2)

To prevent excessive inrush current and overshoot of output voltage during start-up, increase the voltage gain of the resonant converter progressively. Since the voltage gain of the resonant converter is inversely proportional to the switching frequency, the soft-start is implemented by sweeping down the switching frequency from an initial high frequency  $(f^{ISS})$  until the output voltage is established. The soft-start circuit is made by

connecting R-C series network on the  $R_T$  pin, as shown in Figure 19. FSFR-series also has an internal soft-start for 3ms to reduce the current overshoot during the initial cycles, which adds 40kHz to the initial frequency of the external soft-start circuit, as shown in Figure 20. The initial frequency of the soft-start is given as:

$$f^{ISS} = (\frac{5.2k\Omega}{R_{\min}} + \frac{5.2k\Omega}{R_{cs}}) \times 100 + 40 (kHz)$$
 (3)

It is typical to set the initial frequency of soft-start two  $\sim$  three times the resonant frequency ( $f_O$ ) of the resonant network.

The soft-start time is three to four times of the RC time constant. The RC time constant is as follows:




Figure 20. Frequency Sweeping of Soft-start

**4. Control Pin**: The FSFR-series has a control pin for protection, cycle skipping, and remote on/off. Figure 21 shows the internal block diagram for control pin.




Figure 21. Internal Block of Control Pin

**Protection**: When the control pin voltage exceeds 5V, protection is triggered. Detailed applications are described in the protection section.

**Pulse Skipping**: FSFR-series stops switching when the control pin voltage drops below 0.4V and resumes switching when the control pin voltage rises above 0.6V. To use pulse-skipping, the control pin should be connected to the opto-coupler collector pin. The frequency that causes pulse skipping is given as:

$$f^{\text{SKIP}} = \left(\frac{5.2 \,\text{k}\,\Omega}{R_{\text{min}}} + \frac{4.16 \,\text{k}\Omega}{R_{\text{max}}}\right) \times 100 \,\text{(kHz)} \quad (5)$$




Figure 22. Control Pin Configuration for Pulse Skipping

**Remote On / Off:** When an auxiliary power supply is used for standby, the main power stage using FSFR-series can be shut down by pulling down the control pin voltage, as shown in Figure 23. R1 and C1 are used to ensure soft-start when switching resumes.




Figure 23. Remote On / Off Circuit

**5. Protection Circuits**: The FSFR-series has several self-protective functions, such as Overload Protection (OLP), Over-Current Protection (OCP), Abnormal Over-Current Protection (AOCP), Over-Voltage Protection (OVP), and Thermal Shutdown (TSD). OLP, OCP, and OVP are auto-restart mode protections; while AOCP and TSD are latch-mode protections, as shown in Figure 24.

**Auto-restart Mode Protection:** Once a fault condition is detected, switching is terminated and the MOSFETs remain off. When LV $_{\rm CC}$  falls to the LV $_{\rm CC}$  stop voltage of 11.3V, the protection is reset. The FPS resumes normal operation when LV $_{\rm CC}$  reaches the start voltage of 14.5V.

**Latch-Mode Protection:** Once this protection is triggered, switching is terminated and the MOSFETs remain off. The latch is reset only when  $LV_{CC}$  is discharged below 5V.




Figure 24. Protection Blocks

**Current Sensing Using Resistor:** FSFR-series senses drain current as a negative voltage, as shown in Figure 25 and Figure 26. Half-wave sensing allows low power dissipation in the sensing resistor, while full-wave sensing has less switching noise in the sensing signal.




Figure 25. Half-wave Sensing




Figure 26. Full-wave Sensing

**Current Sensing Using Resonant Capacitor Voltage:** For high-power applications, current sensing using a resistor may not be available due to the severe power dissipation in the resistor. In that case, indirect current sensing using the resonant capacitor voltage can be a good alternative because the amplitude of the resonant capacitor voltage  $(V_{cr}^{p-p})$  is proportional to the resonant current in the primary side  $(I_p^{p-p})$  as:

$$V_{Cr}^{\ \ p-p} = \frac{I_p^{\ p-p}}{2\pi f_s C_r} \tag{6}$$

To minimize power dissipation, a capacitive voltage divider is generally used for capacitor voltage sensing, as shown in Figure 27.




Figure 27. Current Sensing Using Resonant Capacitor Voltage

- **5.1 Over-Current Protection (OCP)**: When the sensing pin voltage drops below -0.6V, OCP is triggered and the MOSFETs remain off. This protection has a shutdown time delay of 1.5 $\mu$ s to prevent premature shutdown during startup.
- **5.2** Abnormal Over-Current Protection (AOCP): If the secondary rectifier diodes are shorted, large current with extremely high di/dt can flow through the MOSFET before OCP or OLP is triggered. AOCP is triggered without shutdown delay when the sensing pin voltage

drops below -0.9V. This protection is latch mode and reset when  $LV_{\rm CC}$  is pulled down below 5V.

5.3 Overload Protection (OLP): Overload is defined as the load current exceeding its normal level due to an unexpected abnormal event. In this situation, the protection circuit should trigger to protect the power supply. However, even when the power supply is in the normal condition, the overload situation can occur during the load transition. To avoid premature triggering of protection, the overload protection circuit should be designed to trigger only after a specified time to determine whether it is a transient situation or a true overload situation. Figure 27 shows a typical overload protection circuit. By sensing the resonant capacitor voltage on the control pin, the overload protection can be implemented. Using RC time constant, shutdown delay can be also introduced. The voltage obtained on the control pin is given as:

$$V_{CON} = \frac{C_B}{2(C_B + C_{sense})} V_{C_r}^{p-p}$$
 (7)

where  $V_{\text{Cr}}^{\text{p-p}}$  is the amplitude of the resonant capacitor voltage.

- **5.4 Over-Voltage Protection (OVP)**: When the LV<sub>CC</sub> reaches 23V, OVP is triggered. This protection is used when auxiliary winding of the transformer to supply  $V_{CC}$  to FPS is utilized.
- **5.5 Thermal Shutdown (TSD)**: The MOSFETs and the control IC in one package makes it easy for the control IC to detect the abnormal over-temperature of the MOSFETs. If the temperature exceeds approximately 130°C, the thermal shutdown triggers.

6. PCB Layout Guideline: Duty unbalance problems may occur due to the radiated noise from main transformer, the inequality of the secondary side leakage inductances of main transformer, and so on. Among them, it is one of the dominant reasons that the control components in the vicinity of R<sub>T</sub> pin are enclosed by the primary current flow pattern on PCB layout. The direction of the magnetic field on the components caused by the primary current flow is changed when the high and low side MOSFET turns on by turns. The magnetic fields with opposite direction from each other induce a current through, into, or out of the R<sub>T</sub> pin, which makes the turnon duration of each MOSFET different. It is highly recommended to separate the control components in the vicinity of R<sub>T</sub> pin from the primary current flow pattern on PCB layout. Figure 28 shows an example for the duty balanced case.




Figure 28. Example for Duty Balancing

## **Typical Application Circuit (Half-bridge LLC Resonant Converter)**

Application	FPS™ Device	Input Voltage Range	Rated Output Power	Output Voltage (Rated Current)
LCD TV	FSFR2100	400V (20ms hold-up time)	192W	24V-8A

#### **Features**

- High efficiency ( >94% at 400V<sub>DC</sub> input)
- Reduced EMI noise through zero-voltage-switching (ZVS)
- Enhanced system reliability with various protection functions




Figure 29. Typical Application Circuit

## **Typical Application Circuit** (Continued)

Usually, LLC resonant converters require large leakage inductance value. To obtain a large leakage inductance, sectional winding method is used.

Core: EER3542 (Ae=107 mm²)
 Bobbin: EER3542 (Horizontal)






Figure 30. Transformer Construction

	Pin (S → F)	Wire	Turns	Winding Method
N <sub>p</sub>	8 → 1	0.12φ×30 (Litz wire)	36	Section winding
N <sub>s1</sub>	12 → 9	0.1φ×100 (Litz wire)	4	Section winding
N <sub>s2</sub>	16 → 13	0.1φ×100 (Litz wire)	4	Section winding

	Pin	Specification	Remark
Primary-side Inductance (L <sub>p</sub> )	1-8	630μH ± 5%	100kHz, 1V
Primary-side Effective Leakage (L <sub>r</sub> )	1-8	135μH ± 5%.	Short one of the secondary windings

## **Physical Dimensions**





SIPMODAA09RevA

Figure 31. 9-SIP Package

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

PDP SPM™

ACEx® **FPSTM** Build it Now™ F-PFS™ FRFET® CorePLUS™ CorePOWER™ Global Power Resource<sup>SM</sup> CROSSVOLT™ **CTL™** Current Transfer Logic™ EcoSPARK® EfficentMax™ EZSWITCH™ \* Fairchild<sup>®</sup> Fairchild Semiconductor® FACT Quiet Series™

Green FPS™ Green FPS™ e-Series™ GTO™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MillerDrive™ MotionMax™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR®

Power-SPM™ PowerTrench® Programmable Active Droop™ QFET<sup>6</sup> QSTM Quiet Series™ RapidConfigure™ Saving our world, 1mW at a time™ SmartMax™ SMART START™ SPM® STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS™ SyncFET™ SYSTEM ®

The Power Franchise® wer franchis TinyBoost™ TinyBuck™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ μSerDes™ UHC Ultra FRFET™ UniFET™ VCXTM VisualMax™

\* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FACT

FAST®

FastvCore™

FlashWriter®

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support, which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
  - device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 134