## $2 M \times 8$ Static RAM

## Features

- High speed
$-\mathrm{t}_{\mathrm{AA}}=10,12 \mathrm{~ns}$
- Low active power
- 990 mW (max.)
- Operating voltages of $3.3 \pm 0.3 \mathrm{~V}$
- 2.0V data retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with $\overline{\mathrm{CE}}_{1}$ and $\mathrm{CE}_{2}$ features
- Available in Pb -free and non Pb -free 54-pin TSOP II, non Pb -free 60-ball fine-pitch ball grid array (FBGA) package


## Functional Description

The CY7C1069AV33 is a high-performance CMOS Static RAM organized as 2,097,152 words by 8 bits. Writing to the device is accomplished by enabling the chip (by taking $\overline{\mathrm{CE}}_{1}$ LOW and $\mathrm{CE}_{2}$ HIGH) and Write Enable (WE) inputs LOW.
Reading from the device is accomplished by enabling the chip ( $\mathrm{CE}_{1}$ LOW and $\mathrm{CE}_{2}$ HIGH) as well as forcing the Output Enable ( $\overline{(\mathrm{OE})}$ LOW while forcing the Write Enable (WE) HIGH. See the truth table at the back of this data sheet for a complete description of Read and Write modes.

The input/output pins $\left(1 / O_{0}\right.$ through $\left.I / O_{7}\right)$ are placed in a high-impedance state when the device is deselected ( $\overline{\mathrm{CE}}_{1}$ HIGH or $\mathrm{CE}_{2}$ LOW), the outputs are disabled (OE HIGH), or during a Write operation ( $\mathrm{CE}_{1} \mathrm{LOW}, \mathrm{CE}_{2} \mathrm{HIGH}$, and WE LOW).
The CY7C1069AV33 is available in a 54-pin TSOP II package with center power and ground (revolutionary) pinout, and a 60-ball fine-pitch ball grid array (FBGA) package.

Logic Block Diagram


Pin Configurations ${ }^{[1,2]}$
TSOP II
Top View


CY7C1069AV33

## Selection Guide

|  | $\mathbf{- 1 0}$ | $\mathbf{- 1 2}$ | Unit |
| :--- | :---: | :---: | :---: |
| Maximum Access Time | 10 | 12 | ns |
| Maximum Operating Current | 275 | $\mathbf{2 6 0}$ | mA |
| Maximum CMOS Standby Current | 50 | 50 | mA |

Pin Configurations ${ }^{[1,2]}$ (continued)


## Notes:

1. NC pins are not connected on the die.
2. DNU pins have to be left floating or tied to VSS to ensure proper application.

PERFORM

Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied. $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ to Relative $\mathrm{GND}^{[3]} \ldots .-0.5 \mathrm{~V}$ to +4.6 V
DC Voltage Applied to Outputs
in High-Z State ${ }^{[3]}$ $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$

Current into Outputs (LOW)......................................... 20 mA
Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |

DC Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions | -10 |  | -12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | 2.0 | $\mathrm{V}_{\mathrm{Cc}}+0.3$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage ${ }^{[3]}$ |  | -0.3 | 0.8 | -0.3 | 0.8 | V |
| $\mathrm{I}_{1 \mathrm{X}}$ | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ | -1 | +1 | -1 | +1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {CC }}$, Output Disabled | -1 | +1 | -1 | +1 | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC }}$ | $\mathrm{V}_{\text {cc }}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ |  | 275 |  | 260 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE <br> Power-down Current <br> -TTL Inputs | $\begin{aligned} & \mathrm{CE}_{2} \leq \mathrm{V}_{\mathrm{IL}}, \\ & \mathrm{Max}_{\mathrm{CC}}, \overline{C E}_{1} \geq \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \end{aligned}$ |  | 70 |  | 70 | mA |
| ${ }^{\text {SB2 }}$ | Automatic CE Power-down Current -CMOS Inputs | $\begin{aligned} & \mathrm{CE}_{2} \leq 0.3 \mathrm{~V}, \mathrm{Max} . \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{CE}_{1} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}, \mathrm{f}=0 \end{aligned}$ |  | 50 |  | 50 | mA |

## Capacitance ${ }^{[4]}$

| Parameter | Description | Test Conditions | TSOP II | FBGA | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | 6 | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | I/O Capacitance |  | 8 | 10 | pF |

## AC Test Loads and Waveforms ${ }^{[5]}$


(a)

(b)


## Notes:

3. $\mathrm{V}_{\mathrm{IL}}(\mathrm{min})=.-2.0 \mathrm{~V}$ for pulse durations of less than 20 ns .
4. Tested initially and after any design or process changes that may affect these parameters.
5. Valid SRAM operation does not occur until the power supplies have reached the minimum operating $V_{D D}$ ( 3.0 V ). As soon as 1 ms ( $T_{\text {power }}$ ) after reaching the minimum operating $\mathrm{V}_{\mathrm{DD}}$, normal SRAM operation can begin including reduction in $\mathrm{V}_{\mathrm{DD}}$ to the data retention ( $\mathrm{V}_{\mathrm{CCDR}}, 2.0 \mathrm{~V}$ ) voltage.

AC Switching Characteristics Over the Operating Range ${ }^{[7]}$

| Parameter | Description | -10 |  | -12 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |
| $\mathrm{t}_{\text {power }}$ | $\mathrm{V}_{\mathrm{CC}}$ (typical) to the First Access ${ }^{[8]}$ | 1 |  | 1 |  | ms |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 10 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 10 |  | 12 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}_{1}{\mathrm{LOW} / \mathrm{CE}_{2} \mathrm{HIGH} \text { to Data Valid }}^{\text {d }}$ |  | 10 |  | 12 | ns |
| $\mathrm{t}_{\text {DOE }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 5 |  | 6 | ns |
| t Lzoe | $\overline{\mathrm{OE}}$ LOW to Low-Z ${ }^{[9]}$ | 1 |  | 1 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}} \mathrm{HIGH}$ to High-Z ${ }^{[9]}$ |  | 5 |  | 6 | ns |
| t LZCE | $\overline{\mathrm{CE}}_{1}$ LOW/CE $_{2} \mathrm{HIGH}$ to Low-Z ${ }^{[9]}$ | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}_{1} \mathrm{HIGH} / \mathrm{CE}_{2}$ LOW to High-Z ${ }^{[9]}$ |  | 5 |  | 6 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\mathrm{CE}}_{1}$ LOW/CE ${ }_{2} \mathrm{HIGH}$ to Power-up ${ }^{[10]}$ | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}}_{1} \mathrm{HIGH} / \mathrm{CE}_{2}$ LOW to Power-down ${ }^{[10]}$ |  | 10 |  | 12 | ns |
| Write Cycle ${ }^{[10,11]}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 10 |  | 12 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}_{1}$ LOW/CE ${ }_{2} \mathrm{HIGH}$ to Write End | 7 |  | 8 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-up to Write End | 7 |  | 8 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-up to Write Start | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE }}$ Pulse Width | 7 |  | 8 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-up to Write End | 5.5 |  | 6 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | ns |
| $t_{\text {LZWE }}$ | $\overline{\text { WE }}$ HIGH to Low-Z ${ }^{[9]}$ | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High-Z ${ }^{[9]}$ |  | 5 |  | 6 | ns |

## Data Retention Waveform



## Notes:

6. Valid SRAM operation does not occur until the power supplies have reached the minimum operating $\mathrm{V}_{D D}(3.0 \mathrm{~V})$. As soon as 1 ms ( $T_{\text {power }}$ ) after reaching the minimum operating $\mathrm{V}_{\mathrm{DD}}$, normal SRAM operation can begin including reduction in $\mathrm{V}_{\mathrm{DD}}$ to the data retention ( $\mathrm{V}_{\mathrm{CCDR}}, 2.0 \mathrm{~V}$ ) voltage.
7. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and transmission line loads. Test conditions for the Read cycle use output loading shown in part a) of the AC test loads, unless specified otherwise.
8. This part has a voltage regulator which steps down the voltage from 3 V to 2 V internally. $\mathrm{t}_{\text {power }}$ time has to be provided initially before a Read/Write operation is started.
9. $\mathrm{t}_{\text {HZOE }}, \mathrm{t}_{\text {HZSCE }}, \mathrm{t}_{\text {HZWE }}$ and $\mathrm{t}_{\text {LZOE }}, \mathrm{t}_{\text {LZCE }}$, and $\mathrm{t}_{\text {LZWE }}$ are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage.
10. These parameters are guaranteed by design and are not tested.
11. The internal Write time of the memory is defined by the overlap of $\overline{C E}_{1}$ LOW/CE $_{2}$ HIGH, and $\overline{W E} L O W$. $\overline{C E}_{1}$ and $\overline{W E}$ must be LOW along with $C E_{2}$ HIGH to initiate a Write, and the transition of any of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.
12. The minimum Write cycle time for Write Cycle No. 3 ( $\overline{\mathrm{WE}}$ controlled, $\overline{\mathrm{OE}} \mathrm{LOW}$ ) is the sum of $\mathrm{t}_{\text {HZWE }}$ and $\mathrm{t}_{\mathrm{SD}}$.

## Switching Waveforms

Read Cycle No. ${ }^{[13,14]}$


Read Cycle No. 2 ( $\overline{\mathrm{OE}}$ Controlled) ${ }^{[14,15]}$


Notes:
13. Device is continuously selected. $\overline{C E}_{1}=\mathrm{V}_{\mathrm{IL}}, C E_{2}=\mathrm{V}_{\mathrm{IH}}$.
14. WE is HIGH for Read cycle.
15. Address valid prior to or coincident with $\overline{\mathrm{CE}}_{1}$ transition LOW and $\mathrm{CE}_{2}$ transition HIGH.

## Switching Waveforms (continued)

Write Cycle No. 1 ( $\overline{\mathrm{CE}}_{1}$ Controlled) ${ }^{[16, ~ 17, ~ 18]}$


Write Cycle No. 2 ( $\overline{\text { WE }}$ Controlled, $\overline{\mathrm{OE}}$ LOW) ${ }^{[16, ~ 17, ~ 18]}$


Truth Table

| $\overline{\mathrm{CE}}_{\mathbf{1}}$ | $\mathrm{CE}_{\mathbf{2}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathbf{W E}}$ | $\mathbf{I O}_{\mathbf{0}}-\mathbf{1 / \mathbf { O } _ { \mathbf { 7 } }}$ | Mode | Power |
| :---: | :---: | :---: | :---: | :--- | :--- | :--- |
| H | X | X | X | High-Z | Power-down | Standby $\left(\mathrm{I}_{\mathrm{SB}}\right)$ |
| X | L | X | X | High-Z | Power-down | Standby $\left(\mathrm{I}_{\mathrm{SB}}\right)$ |
| L | H | L | H | Data Out | Read All Bits | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | H | X | L | Data In | Write All Bits | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | H | H | H | High-Z | Selected, Outputs Disabled | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |
|  |  |  |  |  |  |  |

## Notes:

16. Data $\mathrm{I} / \mathrm{O}$ is high-impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
17. If $\overline{\mathrm{CE}}_{1}$ goes $\mathrm{HIGH} / \mathrm{CE}_{2}$ LOW simultaneously with $\overline{\mathrm{WE}}$ going HIGH , the output remains in a high-impedance state.
18. $C E$ above is defined as a combination of $\mathrm{CE}_{1}$ and $\mathrm{CE}_{2}$. It is active low.

CY7C1069AV33
Ordering Information

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 10 | CY7C1069AV33-10ZC | 51-85160 | 54-pin TSOP II | Commercial |
|  | CY7C1069AV33-10ZXC |  | 54-pin TSOP II (Pb-free) |  |
|  | CY7C1069AV33-10BAC | 51-85162 | $60-\mathrm{ball}(8 \mathrm{~mm} \times 20 \mathrm{~mm} \times 1.2 \mathrm{~mm}$ ) FBGA |  |
|  | CY7C1069AV33-10ZI | 51-85160 | 54-pin TSOP II | Industrial |
|  | CY7C1069AV33-10ZXI |  | 54-pin TSOP II (Pb-free) |  |
|  | CY7C1069AV33-10BAI | 51-85162 | $60-\mathrm{ball}(8 \mathrm{~mm} \times 20 \mathrm{~mm} \times 1.2 \mathrm{~mm}$ ) FBGA |  |
| 12 | CY7C1069AV33-12ZC | 51-85160 | 54-pin TSOP II | Commercial |
|  | CY7C1069AV33-12ZXC |  | 54-pin TSOP II (Pb-free) |  |
|  | CY7C1069AV33-12BAC | 51-85162 | $60-\mathrm{ball}$ ( $8 \mathrm{~mm} \times 20 \mathrm{~mm} \times 1.2 \mathrm{~mm}$ ) FBGA |  |
|  | CY7C1069AV33-12ZI | 51-85160 | 54-pin TSOP II | Industrial |
|  | CY7C1069AV33-12ZXI |  | 54-pin TSOP II (Pb-free) |  |
|  | CY7C1069AV33-12BAI | 51-85162 | $60-\mathrm{ball}$ ( $8 \mathrm{~mm} \times 20 \mathrm{~mm} \times 1.2 \mathrm{~mm}$ ) FBGA |  |

## Package Diagrams

## 54-pin TSOP II (51-85160)



51-85160-**

Package Diagrams (continued)
60-ball FBGA ( $8 \mathrm{~mm} \times 20 \mathrm{~mm} \times 1.2 \mathrm{~mm}$ ) (51-85162)


PKG WEIGHT: 0.30 gms

51-85162-*D

All product and company names mentioned in this document may be the trademarks of their respective holders

CY7C1069AV33

## Document History Page

| Document Title: CY7C1069AV33 2M x 8 Static RAM Document Number: 38-05255 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
| ** | 113724 | 03/27/02 | NSL | New Data Sheet |
| *A | 117060 | 07/31/02 | DFP | Removed 15-ns bin |
| *B | 117990 | 08/30/02 | DFP | Added 8-ns bin <br> Changing $I_{C C}$ for $8,10,12$ bins <br> $\mathrm{t}_{\text {power }}$ changed from $1 \mu \mathrm{~s}$ to 1 ms <br> Load Cap Comment changed (for Tx line load) <br> $\mathrm{t}_{\mathrm{SD}}$ changed to 5.5 ns for the $10-\mathrm{ns}$ bin <br> Changed some 8-ns bin \#'s ( $\mathrm{t}_{\mathrm{HZ}}, \mathrm{t}_{\mathrm{DOE}}, \mathrm{t}_{\mathrm{DBE}}$ ) <br> Removed hz < lz comments |
| *C | 120385 | 11/13/02 | DFP | Final Data Sheet <br> Added note 4 to "AC Test Loads and Waveforms" and note 7 to $t_{p u}$ and $t_{p d}$ Updated Input/Output Caps (for 48BGA only) to $8 \mathrm{pf} / 10 \mathrm{pf}$ and for the 54-pin TSOP to 6/8 pf |
| *D | 124441 | 2/25/03 | MEG | Changed ISB1 from 100 mA to 70 mA Shaded the 48fBGA product offering information |
| *E | 403984 | See ECN | NXR | Changed the Logic Block Diagram On page \# 1 Added notes under Pin Configuration Changed the Package diagram of 51-85162 from Rev *A to Rev *D Changed 48-Ball FBGA to 60-Ball FBGA in Pin Configuration Updated the Ordering Information |
| *F | 492137 | See ECN | NXR | Removed 8 ns speed bin from product offering Changed the description of $I_{I X}$ from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Updated the Ordering Information |

