




## TS4405P - Single P-Channel 1.8V Specified MicroSURF™

### General Description

Taiwan Semiconductor's new low cost, state of the art MicroSURF™ lateral MOSFET process technology in chipscale bondwireless packaging minimizes PCB space and RDS(ON) plus provides an ultra-low Qg X RDS(ON) figure of merit.




### Features

- -4.9A, -12V RDS(ON) = 50mΩ at -4.5 Volts
- -4.4A, -12V RDS(ON) = 70mΩ at -2.5 Volts
- -4.0A, -12V RDS(ON) = 90mΩ at -1.8 Volts
- Low profile package: less than 0.8mm height when mounted on PCB.
- Occupies only 1.21 mm<sup>2</sup> of PCB area.  
Less than 30% of the area of a SC-70.
- Excellent thermal characteristics.
- Lead free solder bumps available.

### MicroSURF™ for Load Switching and PA Switch

**Patent Pending**



Bump Side View

### Absolute Maximum Ratings

TA=25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage	-12	V
V <sub>GSS</sub>	Gate-Source Voltage	+8	V
I <sub>D</sub>	Drain Current – Continuous	-4.9	A
	– Pulsed	-10	
P <sub>D</sub>	Power Dissipation (Steady State)	1.5	W
T <sub>J</sub> , T <sub>TSG</sub>	Operating and Storage Junction Temperature Range	-55 to +150	°C

### Thermal Characteristics

R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient	85	°C/W
R <sub>θJR</sub>	Thermal Resistance, Junction-to-Ball	20	
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case	1.8	



## Electrical Characteristics

TA=25°C unless otherwise specified



TS4405P

Symbol	Parameter	Test Condition	Min	Typ	Max	Units
V <sub>(BD)SS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =-250μA			-11	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =-12V, V <sub>GS</sub> =0V			-1	μA
	Zero Gate Voltage Drain Current	V <sub>DS</sub> =-12V, V <sub>GS</sub> =0V, T=70°C			-5	μA
I <sub>GSS</sub>	Gate-Body Leakage	V <sub>GS</sub> =±8V, V <sub>DS</sub> =0V			±100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA		-0,58		V
r <sub>DS(on)</sub>	Drain-Source On-State Resistance	V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-1A			50	mΩ
	Drain-Source On-State Resistance	V <sub>GS</sub> =-2.5V, I <sub>D</sub> =-1A			70	mΩ
	Drain-Source On-State Resistance	V <sub>GS</sub> =-1.8V, I <sub>D</sub> =-1A			90	mΩ
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =-12V, V <sub>G</sub> =0V, F=1MHZ		300		pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> =-12V, V <sub>G</sub> =0V, F=1MHZ		200		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	V <sub>DS</sub> =-12V, V <sub>G</sub> =0V, F=1MHZ		80		pF
Q <sub>g</sub>	Total Gate Charge	V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-4A, V <sub>DS</sub> =-8V		10		nC
Q <sub>gs</sub>	Gate Source-Charge	V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-4A, V <sub>DS</sub> =-8V		2		nC
Q <sub>gd</sub>	Gate Drain-Charge	V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-4A, V <sub>DS</sub> =-8V		1		nC
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =-4A, V <sub>GS</sub> =0V		0.7		V




## Dimensional Outline and Pad Layout

TS4405P



MARK ON BACKSIDE OF DIE

XXX = Date/Lot Traceability Code



Bump Ø 0.37mm

Bumps are Eutectic solder 63/37 Sn/Pb