

---

**EM7A8620**

**Voice over IP**

**Product  
Specification**

**DOC. VERSION 1.0**

**ELAN MICROELECTRONICS CORP.**

January 2006

PRELIMINARY

---



**Trademark Acknowledgments:**

IBM is a registered trademark and PS/2 is a trademark of IBM.

Windows is a trademark of Microsoft Corporation.

ELAN and ELAN logo  are trademarks of ELAN Microelectronics Corporation.

Copyright © 2005 by ELAN Microelectronics Corporation

All Rights Reserved

Printed in Taiwan

The contents of in this specification are subject to change without notice. ELAN Microelectronics assumes no responsibility concerning the accuracy, adequacy, or completeness of this specification. ELAN Microelectronics makes no commitment to update, or to keep current the information and material contained in this specification. Such information and material may change to conform to each confirmed order.

In no event shall ELAN Microelectronics be made responsible to any claims attributed to errors, omissions, or other inaccuracies in the information or material contained in this specification. ELAN Microelectronics shall not be liable for direct, indirect, special incidental, or consequential damages arising out of the use of such information or material.

The software (if any) described in this specification is furnished under a license or nondisclosure agreement, and may be used or copied only in accordance with the terms of such agreement.

ELAN Microelectronics products are not intended for use in life support appliances, devices, or systems. Use of ELAN Microelectronics product in such applications is not supported and is prohibited.

NO PART OF THIS SPECIFICATION MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE EXPRESS WRITTEN PERMISSION OF ELAN MICROELECTRONICS.



## ELAN MICROELECTRONICS CORPORATION

**Headquarters:**

No. 12, Innovation Road 1  
Science-based Industrial Park  
Hsinchu, Taiwan, 30077  
Tel: +886 3 563-9977  
Fax: +886 3 563-9966  
<http://www.emc.com.tw>

**Hong Kong:**

**Elan (HK) Microelectronics Corporation, Ltd.**  
Rm. 1005B, 10/F Empire Centre  
68 Mody Road, Tsimshatsui  
Kowloon, HONG KONG  
Tel: +852 2723-3376  
Fax: +852 2723-7780  
[elanhk@emc.com.hk](mailto:elanhk@emc.com.hk)

**USA:**

**Elan Information Technology Group**  
1821 Saratoga Ave., Suite 250  
Saratoga, CA 95070  
USA  
Tel: +1 408 366-8223  
Fax: +1 408 366-8220

**Europe:**

**Elan Microelectronics Corp. (Europe)**  
Siewerdstrasse 105  
8050 Zurich, SWITZERLAND  
Tel: +41 43 299-4060  
Fax: +41 43 299-4079  
<http://www.elan-europe.com>

**Shenzhen:**

**Elan Microelectronics Shenzhen, Ltd.**  
SSMEC Bldg., 3F, Gaoxin S. Ave.  
Shenzhen Hi-Tech Industrial Park  
Shenzhen, Guandong, CHINA  
Tel: +86 755 2601-0565  
Fax: +86 755 2601-0500

**Shanghai:**

**Elan Microelectronics Shanghai Corporation, Ltd.**  
23/Bldg. #115 Lane 572, Bibo Road  
Zhangjiang Hi-Tech Park  
Shanghai, CHINA  
Tel: +86 021 5080-3866  
Fax: +86 021 5080-4600



<b>1. INTRODUCTION</b>	<b>1</b>
1.1 FEATURE	1
1.2 APPLICATION	2
1.3 SIGNAL DESCRIPTIONS	3
1.4 SYSTEM BLOCK DIAGRAM	6
1.5 PIN ASSIGNMENT	7
<b>2. FUNCTION DESCRIPTIONS</b>	<b>8</b>
2.1 CPU	8
2.2 SDRAM CONTROLLER	8
2.3 STATIC MEMORY CONTROLLER	8
2.4 10/100 ETHERNET	8
2.5 DIRECT MEMORY ACCESS	9
2.6 I <sup>2</sup> C	9
2.7 UART	9
2.8 I2S/SPI CONTROLLER	10
2.9 PCM CONTROLLER	10
2.10 LCD DOT MATRIX CONTROLLER	10
2.11 TIMER	10
2.12 WATCH DOG TIMER (WDT)	11
2.13 INTERRUPT CONTROLLER	11
2.14 GENERAL PURPOSE INPUT / OUTPUT	11
2.15 REAL TIME CLOCK	11
2.16 POWER MANAGEMENT	12
2.17 AUDIO CODEC	12
<b>3. DC CHARACTERISTICS</b>	<b>13</b>
3.1 ABSOLUTE MAXIMUM RATINGS	13
3.2 RECOMMENDED OPERATING CONDITIONS	13
3.3 I/O PAD CAPACITANCE	13
3.4 DC CHARACTERISTICS FOR 3.3V OPERATION	13
3.5 DC CHARACTERISTICS FOR 1.8V OPERATION	14



Specification Revision History		
Version	Revision Description	Date
1.0	Preliminary version	2006/03/08

PRELIMINARY



## 1. Introduction

The EM7A8620 is a high integrated and high-performance ASIC. It integrated with the high performance 32-bit RISC CPU, 16-bit high quality audio Codec and two 802.3 Ethernet PHYs. The ASIC also built in a number of on-chip communications peripherals, like I2S/ I2C/PCM Bus/SPI/UART...etc. This is ideal chip to be integrated into Voice over IP or Adapter phone solution.

### 1.1 Feature

-32-bit RISC Embedded processor

- 32-bit RISC with 16KB I-Cache/16KB D-Cache
- Memory Management Unit

-System Bus

- AMBA-AHB bus
- AMBA-APB bus

-Components on AHB bus

- SDRAM Controller
- Static Memory Controller
- Two 10/100 Ethernet MAC controllers and PHYs
- Direct Memory Access Controller
- Unified memory bus interface

-Components on APB bus

- I<sup>2</sup>C Controller
- 16550-compatible UART
- Three I<sup>2</sup>S/SPI Controller
- Embedded audio CODEC
- PCM Controller
- Two 6-ch Internal Timer
- Watch Dog Timer
- 64-ch Interrupt Controller
- LCD (dot matrix) controller interface
- 32-bit General Purpose I/O (GPIO)

-Power & Clock Management

- Embedded PLL for programmable clocks
- Frequency: As high as 196 MHz for CPU at commercial conditions

-Operation Voltage


- o 1.8V for Core
- o 3.3V for Input/Output

-Package Type:


- o 208-QFP


### 1.2 APPLICATION

#### -DECT Application



#### -VOIP Phone



**-VOIP Adapter**


### 1.3 Signal Descriptions

**Table 1 Signal Descriptions for the VoIP ASIC Processor**

Pin name	Dir	Description
<b>SDRAM/SRAM Address/Data Bus</b>		
MEMADDR[25] / LCD_E	O	SRAM address bit-25 / LCD controller, register select
MEMADDR[24] / LCD_RS	O	LCD controller, read/write start
MEMADDR[23] / LCD_RWn	O	SRAM address bit-24 / LCD controller, read/write command
MEMADDR[22:15] / LCD_DB[7:0]	IO	SRAM address bit-23 to bit-16 / LCD controller, data bus bit-7 to bit-0
MEMADDR[14:0]	O	SDRAM/SRAM Memory address bus.
MEMDATA[31:0]	IO	SDRAM/SRAM Memory data bus.
SDRAM_CKE	O	SDRAM clock enable.
SDRAM_RASn	O	SDRAM row address strobe. Active LOW.
SDRAM_CASn	O	SDRAM column address strobe. Active LOW.
SDRAM_CSn	O	SDRAM chip select. Active LOW.
EBI_WEn	O	SDRAM/SRAM write enable. Active LOW.
EBI_BEn[3:0]	O	SDRAM DQM for data bytes 3 through 0.
SDCLK	O	SDRAM clocks.
SMC_CS0n	O	SRAM chip select
SMC_OEn	O	SRAM output enable
<b>ICE</b>		
ICK / GPIO[29]	IO	ICE clock input / GPIO bit-29
IMS / GPIO[28]	IO	ICE mode select / GPIO bit-28



ID / GPIO [27]	IO	ICE data / GPIO bit-27
EXTGOICE / GPIO[26]	IO	ICE enable / GPIO bit-26
<b>GPIO</b>		
GPIO[25:0]	IO	General purpose I/O
<b>PCM</b>		
PCM_TXD	O	PCM transmit data
PCM_RXD	I	PCM receive data
PCM_FSYN	IO	PCM frame sync.
PCM_BCLK	IO	PCM bit clock
<b>SPI/I<sup>2</sup>S</b>		
SSP[1:3]_SCLK	IO	SPI bit clock
SSP[1:3]_FS	IO	SPI frame sync
SSP[1:3]_RXD	I	SPI RX
SSP[1:3]_TXD	O	SPI TX
SSP_CLKOUT	O	I <sup>2</sup> S main clock
<b>I<sup>2</sup>C</b>		
SCL	IO	I <sup>2</sup> C clock.
SDA	IO	I <sup>2</sup> C data.
<b>UART</b>		
SIN / GPIO[31]	I	Full function UART receive.
SOUT / GPIO[30]	O	Full function UART transmit.
<b>Global Reset</b>		
RSTn	I	Hardware reset.
<b>Oscillator Pad</b>		
OSCHIN	I	12 MHz crystal input.
OSCHIO	IO	12 MHz crystal output.
<b>Ethernet PHY 1</b>		
PHY1_RXIP	IO	Differential signal pair RX
PHY1_RXIN	IO	Differential signal pair RX
PHY1_TXOP	IO	Differential signal pair TX
PHY1_TXON	IO	Differential signal pair TX
PHY1_XTLP	I	Crystal input
PHY1_XTLN	I	Crystal input
PHY1_VCCA0	I	VCCA set 0
PHY1_GNDA0	I	GNDA set 0
PHY1_VCCD2	I	VCCD set 2
PHY1_GNDD2	O	GNDD set 2
PHY1_VCCA3	IO	VCCA set 3
PHY1_GNDA3	I	GNDA set 3
PHY1_RSET_BG	O	12.3 K $\Omega$ to GND
PHY1_LINKLED	O	LED signal indicates the link status
PHY1_SPDLED	O	LED signal indicates the 10/100 speed





<b>Ethernet PHY 2</b>		
PHY2_RXIP	IO	Differential signal pair RX
PHY2_RXIN	IO	Differential signal pair RX
PHY2_TXOP	IO	Differential signal pair TX
PHY2_TXON	IO	Differential signal pair TX
PHY2_XTLP	I	Crystal input
PHY2_XTLN	I	Crystal input
PHY2_VCCA0	I	VCCA set 0
PHY2_GNDA0	I	GNDA set 0
PHY2_VCCD2	I	VCCD set 2
PHY2_GNDD2	O	GNDD set 2
PHY2_VCCA3	IO	VCCA set 3
PHY2_GNDA3	I	GNDA set 3
PHY2_RSET_BG	O	12.3 K $\Omega$ to GND
PHY2_LINKLED	O	LED signal indicates the link status
PHY2_SPDLED	O	LED signal indicates the 10/100 speed
<b>Audio CODEC</b>		
CODEC_GNDA_HP	I	Headphone amplifier analog ground pad
CODEC_RHPOUT	O	Analog head phone, right channel
CODEC_LHPOUT	O	Analog head phone, left channel
CODEC_VCCA_HP	I	Headphone amplifier analog power pad, 3.3V
CODEC_MICIN	I	Analog microphone input
CODEC_LLINEIN	I	Analog line input, left channel
CODEC_RLINEIN	I	Analog line input, right channel
CODEC_VCCA	I	Analog power pad, 3.3V
CODEC_VCM	O	Analog common-mode voltage
CODEC_GNDA	I	Analog ground pad
CODEC_ROUT	O	Analog line out, right channel
CODEC_LOUT	O	Analog line out, left channel
<b>DLL</b>		
HCLK	I	DLL feedback clock
<b>Test</b>		
TEST	I	1: test mode, 0: normal mode
<b>DLL / PLL / OSC Power</b>		
VCC18A_PLL[1:2]	I	PLL analog power (1.8V).
GNDA_PLL[1:2]	I	PLL analog ground
VCC18A_DLL	I	DLL analog power (1.8V).
GNDA_DLL	I	DLL analog ground
VCC18IO_OSC	I	OSCH power (1.8V).
GNDIO_OSC	I	OSCH ground



### 1.4 System Block Diagram




Figure 1 Block Diagram of EM7A8620



## 1.5 Pin Assignment

Pin	Signal	Pin	Signal
1	CODEC_GNDA_HP	156	PHY1_GNDD2
2	CODEC_RHPOUT	155	PHY1_XTLP
3	CODEC_LHPOUT	154	PHY1_XTLN
4	CODEC_VCCA_HP	153	PHY1_VCCD2
5	SSP1_RXD	152	SMC_OEn
6	SSP1_TXD	151	SMC_CS0n
7	SSP1_SCLK	150	SDRAM_WeN
8	SSP1_FS	149	SDRAM_DQM[3]
9	SSP_CLKOUT	148	SDRAM_DQM[2]
10	SIN	147	SDRAM_DQM[1]
11	SOUT	146	SDRAM_DQM[0]
12	VCCK	145	GNDDIO
13	GNDK	144	VCC3IO
14	VCC3IO	143	SDRAM_CSn
15	GNDDIO	142	SDRAM_CASn
16	GPIO[0]	141	SDRAM_RASn
17	GPIO[1]	140	SDRAM_CKE
18	GPIO[2]	139	MEMDATA[0]
19	GPIO[3]	138	MEMDATA[1]
20	GPIO[4]	137	MEMDATA[2]
21	GPIO[5]	136	MEMDATA[3]
22	GPIO[6]	135	GNDDIO
23	GPIO[7]	134	VCC3IO
24	GPIO[8]	133	MEMDATA[4]
25	GPIO[9]	132	MEMDATA[5]
26	GPIO[10]	131	MEMDATA[6]
27	GPIO[11]	130	MEMDATA[7]
28	GPIO[12]	129	GNDK
29	GPIO[13]	128	VCCK
30	GPIO[14]	127	MEMDATA[8]
31	GPIO[15]	126	MEMDATA[9]
32	GPIO[16]	125	MEMDATA[10]
33	GPIO[17]	124	MEMDATA[11]
34	GPIO[18]	123	GNDDIO
35	GPIO[19]	122	VCC3IO
36	TEST	121	MEMDATA[12]
37	SCL	120	MEMDATA[13]
38	SDA	119	SDCLK
39	ICK	118	HCLK
40	IMS	117	PHY2_SPDLED
41	EXTGOICE	116	PHY2_LINKLED
42	ID	115	GNDA_DLL
43	VCCK	114	VCC18A_DLL
44	GNDK	113	PHY2_GNDA0
45	VCC3IO	112	PHY2_TXON
46	GNDDIO	111	PHY2_TXOP
47	MEMADDR[25]	110	PHY2_VCCA0
48	MEMADDR[24]	109	PHY2_RXIN
49	MEMADDR[23]	108	PHY2_RXIP
50	MEMADDR[22]	107	PHY2_GNDA3
51	MEMADDR[21]	106	PHY2_VCCA3
52	MEMADDR[20]	105	PHY2_RSET_BG
53	MEMADDR[19]		
54	MEMADDR[18]		
55	MEMADDR[17]		
56	MEMADDR[16]		
57	MEMADDR[15]		
58	VCC3IO		
59	GNDDIO		
60	MEMADDR[14]		
61	MEMADDR[13]		
62	MEMADDR[12]		
63	MEMADDR[11]		
64	MEMADDR[10]		
65	MEMADDR[9]		
66	MEMADDR[8]		
67	MEMADDR[7]		
68	MEMADDR[6]		
69	VCC3IO		
70	GNDDIO		
71	VCCK		
72	GNDK		
73	MEMADDR[5]		
74	MEMADDR[4]		
75	MEMADDR[3]		
76	MEMADDR[2]		
77	MEMADDR[1]		
78	MEMADDR[0]		
79	MEMDATA[31]		
80	MEMDATA[30]		
81	VCC3IO		
82	GNDDIO		
83	MEMDATA[29]		
84	MEMDATA[28]		
85	MEMDATA[27]		
86	MEMDATA[26]		
87	MEMDATA[25]		
88	MEMDATA[24]		
89	MEMDATA[23]		
90	MEMDATA[22]		
91	VCC3IO		
92	GNDDIO		
93	MEMDATA[21]		
94	MEMDATA[20]		
95	MEMDATA[19]		
96	MEMDATA[18]		
97	MEMDATA[17]		
98	MEMDATA[16]		
99	MEMDATA[15]		
100	MEMDATA[14]		
101	PHY2_VCCD2		
102	PHY2_XTLN		
103	PHY2_XTLP		
104	PHY2_GNDD2		
105			
106			
107			
108			
109			
110			
111			
112			
113			
114			
115			
116			
117			
118			
119			
120			
121			
122			
123			
124			
125			
126			
127			
128			
129			
130			
131			
132			
133			
134			
135			
136			
137			
138			
139			
140			
141			
142			
143			
144			
145			
146			
147			
148			
149			
150			
151			
152			
153			
154			
155			
156			
157			
158			
159			
160			
161			
162			
163			
164			
165			
166			
167			
168			
169			
170			
171			
172			
173			
174			
175			
176			
177			
178			
179			
180			
181			
182			
183			
184			
185			
186			
187			
188			
189			
190			
191			
192			
193			
194			
195			
196			
197			
198			
199			
200			
201			
202			
203			
204			
205			
206			
207			
208			

# EM7A8620 208 Pin QFP

Figure 2 Block Diagram of EM7A8620



## 2. Function Descriptions

### 2.1 CPU

The CPU is a general-purpose 32-bit embedded RISC processor. It's a Harvard architecture design with six pipeline stages. It includes separate instruction / data caches, separate instruction / data scratchpads, a write buffer, a branch target buffer, a protection unit, and an ICE interface.

### 2.2 SDRAM Controller

The SDRAM memory controller supports one 8-, 16- or 32-bit wide bank. The SDRAM controller performs auto-refreshing during normal operation, and supports SDRAM self-refreshing during Sleep. The SDRAMC shares the address / data bus with Static Memory Controller. The SDRAMC features include:

- Wide address range up to 256 M bytes
- Support various SDRAM types
- Support a programmable auto-refresh and self-refresh

### 2.3 Static Memory Controller

The Static Memory Controller supports Flash memory, SRAM and ROM. Each chip select can be individually programmed to an 8-, 16- or 32-bit wide data bus. The features include:

- Support ROM, FLASH, burst-ROM, asynchronous SRAM
- Wide address range up to 64M bytes

### 2.4 10/100 Ethernet

The Ethernet MAC 10/100 is a high quality 10/100 Ethernet controller with DMA functions. It includes AHB interface, DMA channel, MAC, and PHY. The Ethernet features include:

- 10Mbps/100Mbps operation
- Half and Full duplex modes
- Support flow control for full duplex and backpressure for half duplex
- Fully compliant with IEEE 802.3u, FDDI-TP-PMD and IEEE 802.3
- Support Auto Negotiation detection and Auto Crossover detection
- Network status LEDs

## 2.5 Direct Memory Access

The DMA provides up to 4 channels for memory-to-memory, memory-to-peripheral, peripheral-to-peripheral, and peripheral-to-memory transfer with the shared buffer. The features include:

- Up to 4 DMA channels
- Provide memory-to-memory, memory-to-peripheral, peripheral-to-peripheral, and peripheral-to-memory transfer
- Round Robin arbitration scheme with four priority levels
- Support chain transfer
- Support 8/16/32-bit data width transfer

## 2.6 I<sup>2</sup>C

The I<sup>2</sup>C is a two-wire bidirectional serial bus. The I<sup>2</sup>C bus interface controller allows the host processor to serve as a master or slave residing on the I<sup>2</sup>C bus. Data are transmitted to and received from the I<sup>2</sup>C bus via a buffered interface. The features include:

- Support Master and Slave modes
- Programmable standard and fast modes
- Support 7-bit, 10-bit and general call addressing modes
- Built in Glitch de-bounce circuits
- Programmable address in the slave mode
- Slave mode general call address detection

## 2.7 UART

The features include:

- Programmable baud rates up to 115.2 Kbps
- Configurable Start, Stop, and Parity bits.
- Support DMA for large data transfer
- Fully programmable serial interface:
  - 5-, 6-, 7-, or 8-bit characters
  - Even, odd, and no parity detection
  - 1-, 1.5-, or 2-stop bit generation



## 2.8 I2S/SPI Controller

The I<sup>2</sup>S/SPI controller are friendly to connected external audio codec device. The I<sup>2</sup>S interface transfers digitized audio between the system memory and an external I<sup>2</sup>S Codec which is controlled by SPI interface.

- Support I<sup>2</sup>S or SPI functions
- Support Master mode or Slave mode
- Programmable frame/sync polarity, serial bit clock polarity and frequency.
- Programmable MSB or LSB first
- Programmable zero bits padding and right or left justification in I<sup>2</sup>S Mode
- Support DMA for large data transfer

## 2.9 PCM Controller

The PCM controller provides PCM BUS for PCM data transferring between SLIC/DAA. The PCM controller features include:

- Support Master and Slave mode.
- Programmable serial bit clock frequency.
- Programmable frame sync length.
- Support DMA for large data transfer

## 2.10 LCD Dot Matrix Controller

The Dot Matrix controller provides an asynchronous MPU command interface. The features include:

- Uniform LCD Dot Matrix Interface
- Programmable nibble mode or byte mode data/address bus

## 2.11 Timer

It provides 3 independent sets of timers. The features include:

- Three independent 32-bit timer
- Internal clock source
- Support Interrupts when overflow and time-up
- Support decrementing mode

## 2.12 Watch Dog Timer (WDT)

The WDT generates one or a combination of the following signals: reset, interrupt or external interrupt. The features include:

- Support System Reset, Interrupt and/or External Interrupt when timeout
- 32-bit down counter
- Variable time-out period of reset
- Access protection
- Watchdog reset is asserted, which resets the system except the PMU and RTC.

## 2.13 Interrupt Controller

The Interrupt Controller provides both FIQ and IRQ modes to the CPU. The features include:

- Support fast interrupt (FIQ) and standard interrupt (IRQ)
- Interrupts can be routed to either IRQ or FIQ
- Programmable edge or level trigger interrupt source with positive and negative directions
- Support de-bounce circuit for interrupt input sources
- Programmable enable or disable any interrupt source

## 2.14 General Purpose Input / Output

32 GPIOs are used to input / output data from system and device. The features include:

- Support configurable as interrupt function
- Programmable edge or level trigger in interrupt mode
- Each port can be pulled high or pulled low
- Programmable Input/Output function

## 2.15 Real Time Clock

The RTC provides a basic alarm function or long time-based counter. The RTC is set to be 1Hz output and employed as a system timekeeper. The features include:

- Support sleep mode
- Support second, minute, hour and day counters Alarm
- Once-per-second, once-per-minute, once-per-hour, and once-per-day interrupts



## 2.16 Power Management

Most of the device's clock can be enabled or disabled by using the system configuration registers. The clock to any unit that is not being used is turned off to minimize the power consumption. The PMU provides a method to change the PLL frequency and various power modes.

## 2.17 Audio CODEC

The Audio CODEC has the following features.

- 90-dB SNR sigma-delta DAC
- 92-dB SNR sigma-delta ADC
- 8K ~ 96KHz sampling rate
- Analog volume control with mute
- Stereo line inputs/outputs
- ADC multiplexed input for stereo-line inputs and microphone

PRELIMINARY





### 3. DC Characteristics

#### 3.1 Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
V <sub>CC</sub>	Core power supply	-0.3 to 3.6	V
V <sub>IN18</sub>	Input voltage of 1.8v I/O	-0.3 to 2.1	V
V <sub>IN3</sub>	Input voltage of 3.3V I/O	-0.3 to 3.63	V
V <sub>IN3</sub>	Input voltage of 3.3V I/O with 5V tolerance	-0.3 to 5.5	V
T <sub>STG</sub>	Storage temperature	-40 to 150	°C

#### 3.2 Recommended Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC18	Core power supply	1.65	1.8	1.95	V
VCC33	Power supply of 3.3V I/O	3.0	3.3	3.6	V
VCC18A	Power supply of 1.8V I/O	1.65	1.8	1.95	V
VCC18I	Power supply of 1.8V I/O	1.65	1.8	1.95	V
V <sub>IN3</sub>	Input voltage of 3.3V I/O with 5V tolerance	0	3.3	5.25	V
T <sub>j</sub>	Commercial junction operating temperature	0	25	115	°C
T <sub>a</sub>	Commercial ambient operating temperature	0		70	°C
ESD	HBM model ESD		1	2000	V
	MM model ESD			200	V
	CDM model ESD				V

#### 3.3 I/O Pad Capacitance

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
C <sub>IN</sub>	Input capacitance			3.2		pF
C <sub>OUT</sub>	Output capacitance			3.2		pF
C <sub>BID</sub>	Bi-directional capacitance			3.2		pF

#### 3.4 DC Characteristics for 3.3V Operation

Recommended operating conditions (V<sub>CC</sub> = 3.0V to 3.6V)

Symbol	Descriptions	Condition	Min.	Typ.	Max.	Unit
V <sub>IL</sub>	Input low voltage	LVTTL			0.8	V
V <sub>Ih</sub>	Input high voltage	LVTTL	2.0			V
V <sub>t</sub>	Switching threshold	LVTTL		1.5		V

$V_t$	Schmitt trigger negative going threshold voltage	LVTTL	0.8	1.1		V
$V_{t+}$	Schmitt trigger positive going threshold voltage	LVTTL		1.6	2.0	V
$V_{OL}$	Output low voltage	$I_{OL} = 2 \sim 16$ mA			0.4	V
$V_{OH}$	Output high voltage	$I_{OL} = -2 \sim -16$ mA	2.4			V
$R_{PU}$	Input pull-up resistance	$V_{in} = 0$	40	75	190	K $\Omega$
$R_{PD}$	Input pull-down resistance	$V_{in} = 3.3$ V	40	75	190	K $\Omega$
$I_{in}$	Input leakage current	$V_{in} = 3.3$ V or 0	-10	$\pm 1$	10	$\mu$ A
	Input leakage current with pull-up resistance	$V_{in} = 0$	-15	-45	-85	$\mu$ A
	Input leakage current with pull-down resistance	$V_{in} = 3.3$ V	15	45	85	$\mu$ A
$I_{OZ}$	Tri-state output leakage current		-10	$\pm 1$	10	$\mu$ A

### 3.5 DC Characteristics for 1.8V Operation

Recommended operating conditions ( $V_{CC} = 1.65$ V to 1.95V)

Symbol	Descriptions	Condition	Min.	Typ.	Max.	Unit
$V_{IL}$	Input low voltage	CMOS			0.69	V
$V_{IH}$	Input high voltage	CMOS	1.05			V
$V_t$	Switching threshold	CMOS		0.85		V
$V_{t-}$	Schmitt trigger negative going threshold voltage	CMOS	0.59	0.71		V
$V_{t+}$	Schmitt trigger positive going threshold voltage	LVTTL		0.98	1.14	V
$V_{OL}$	Output low voltage	$I_{OL} = 2 \sim 16$ mA			0.4	V
$V_{OH}$	Output high voltage	$I_{OL} = -2 \sim -16$ mA	1.22			V
$R_{PU}$	Input pull-up resistance	PU = high PD = low	40	75	190	K $\Omega$
$R_{PD}$	Input pull-down resistance	PU = high PD = low	40	75	190	K $\Omega$
$I_{in}$	Input leakage current	$V_{in} = 1.8$ V or 0	-10	$\pm 1$	10	$\mu$ A
$I_{OZ}$	Tri-state output leakage current		-10	$\pm 1$	10	$\mu$ A